qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH V4 8/8] MAINTAINERS: Add entry for RISC-V ACPI


From: Andrew Jones
Subject: Re: [PATCH V4 8/8] MAINTAINERS: Add entry for RISC-V ACPI
Date: Fri, 24 Feb 2023 11:29:51 +0100

On Fri, Feb 24, 2023 at 02:07:01PM +0530, Sunil V L wrote:
> RISC-V ACPI related functionality for virt machine is added in
> virt-acpi-build.c. Add the maintainer entry after moving the
> ARM ACPI entry under the main ACPI entry.
> 
> Signed-off-by: Sunil V L <sunilvl@ventanamicro.com>
> Reviewed-by: Bin Meng <bmeng@tinylab.org>
> Acked-by: Alistair Francis <alistair.francis@wdc.com>
> Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
> ---
>  MAINTAINERS | 18 ++++++++++++------
>  1 file changed, 12 insertions(+), 6 deletions(-)
> 
> diff --git a/MAINTAINERS b/MAINTAINERS
> index 9adb628627..7a47c2c724 100644
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -994,12 +994,6 @@ S: Maintained
>  F: hw/ssi/xlnx-versal-ospi.c
>  F: include/hw/ssi/xlnx-versal-ospi.h
>  
> -ARM ACPI Subsystem
> -M: Shannon Zhao <shannon.zhaosl@gmail.com>
> -L: qemu-arm@nongnu.org
> -S: Maintained
> -F: hw/arm/virt-acpi-build.c
> -
>  STM32F100
>  M: Alexandre Iooss <erdnaxe@crans.org>
>  L: qemu-arm@nongnu.org
> @@ -1907,6 +1901,18 @@ F: hw/acpi/ghes.c
>  F: include/hw/acpi/ghes.h
>  F: docs/specs/acpi_hest_ghes.rst
>  
> +ARM ACPI Subsystem
> +M: Shannon Zhao <shannon.zhaosl@gmail.com>
> +L: qemu-arm@nongnu.org
> +S: Maintained
> +F: hw/arm/virt-acpi-build.c
> +
> +RISC-V ACPI Subsystem
> +M: Sunil V L <sunilvl@ventanamicro.com>
> +L: qemu-riscv@nongnu.org
> +S: Maintained
> +F: hw/riscv/virt-acpi-build.c
> +
>  ppc4xx
>  L: qemu-ppc@nongnu.org
>  S: Orphan
> -- 
> 2.34.1
>

I probably would have put these sections directly under the main ACPI
section, "ACPI/SMBIOS", as these are "main" arch-specific sections,
but I wouldn't respin the series for that.

Maybe whichever maintainer picks up the patches can put the sections in
their preferred location.

Thanks,
drew



reply via email to

[Prev in Thread] Current Thread [Next in Thread]