Re: [PATCH v4 1/3] target/riscv: Set the opcode in DisasContext

qemu-devel

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v4 1/3] target/riscv: Set the opcode in DisasContext

From:	Bin Meng
Subject:	Re: [PATCH v4 1/3] target/riscv: Set the opcode in DisasContext
Date:	Tue, 21 Dec 2021 15:08:48 +0800

On Mon, Dec 20, 2021 at 2:49 PM Alistair Francis
<alistair.francis@opensource.wdc.com> wrote:
>
> From: Alistair Francis <alistair.francis@wdc.com>
>
> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>  target/riscv/translate.c | 2 ++
>  1 file changed, 2 insertions(+)
>

I remember I once reviewed the whole series. Not sure what changed in
the versions

Reviewed-by: Bin Meng <bmeng.cn@gmail.com>

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH v4 0/3] RISC-V: Populate mtval and stval, Alistair Francis, 2021/12/20
- [PATCH v4 1/3] target/riscv: Set the opcode in DisasContext, Alistair Francis, 2021/12/20
  - Re: [PATCH v4 1/3] target/riscv: Set the opcode in DisasContext, Bin Meng <=
- [PATCH v4 2/3] target/riscv: Fixup setting GVA, Alistair Francis, 2021/12/20
  - Re: [PATCH v4 2/3] target/riscv: Fixup setting GVA, Richard Henderson, 2021/12/20
  - Re: [PATCH v4 2/3] target/riscv: Fixup setting GVA, Bin Meng, 2021/12/21
- [PATCH v4 3/3] target/riscv: Implement the stval/mtval illegal instruction, Alistair Francis, 2021/12/20
  - Re: [PATCH v4 3/3] target/riscv: Implement the stval/mtval illegal instruction, Richard Henderson, 2021/12/20
  - Re: [PATCH v4 3/3] target/riscv: Implement the stval/mtval illegal instruction, Bin Meng, 2021/12/21

Prev by Date: [PULL v2 36/36] MAINTAINERS: update D-Bus section
Next by Date: [PATCH] target/riscv/pmp: fix no pmp illegal intrs
Previous by thread: [PATCH v4 1/3] target/riscv: Set the opcode in DisasContext
Next by thread: [PATCH v4 2/3] target/riscv: Fixup setting GVA
Index(es):
- Date
- Thread