[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v10 11/77] target/riscv: rvv-1.0: check MSTATUS_VS when accessing
From: |
frank . chang |
Subject: |
[PATCH v10 11/77] target/riscv: rvv-1.0: check MSTATUS_VS when accessing vector csr registers |
Date: |
Mon, 29 Nov 2021 11:02:31 +0800 |
From: Frank Chang <frank.chang@sifive.com>
If VS field is off, accessing vector csr registers should raise an
illegal-instruction exception.
Signed-off-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
---
target/riscv/csr.c | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/target/riscv/csr.c b/target/riscv/csr.c
index 5d1eec1ea05..3dfbc177381 100644
--- a/target/riscv/csr.c
+++ b/target/riscv/csr.c
@@ -48,6 +48,11 @@ static RISCVException fs(CPURISCVState *env, int csrno)
static RISCVException vs(CPURISCVState *env, int csrno)
{
if (env->misa_ext & RVV) {
+#if !defined(CONFIG_USER_ONLY)
+ if (!env->debugger && !riscv_cpu_vector_enabled(env)) {
+ return RISCV_EXCP_ILLEGAL_INST;
+ }
+#endif
return RISCV_EXCP_NONE;
}
return RISCV_EXCP_ILLEGAL_INST;
--
2.25.1
- [PATCH v10 00/77] support vector extension v1.0, frank . chang, 2021/11/28
- [PATCH v10 03/77] target/riscv: rvv-1.0: add mstatus VS field, frank . chang, 2021/11/28
- [PATCH v10 04/77] target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirty, frank . chang, 2021/11/28
- [PATCH v10 05/77] target/riscv: rvv-1.0: add sstatus VS field, frank . chang, 2021/11/28
- [PATCH v10 06/77] target/riscv: rvv-1.0: introduce writable misa.v field, frank . chang, 2021/11/28
- [PATCH v10 07/77] target/riscv: rvv-1.0: add translation-time vector context status, frank . chang, 2021/11/28
- [PATCH v10 10/77] target/riscv: rvv-1.0: add vlenb register, frank . chang, 2021/11/28
- [PATCH v10 08/77] target/riscv: rvv-1.0: remove rvv related codes from fcsr registers, frank . chang, 2021/11/28
- [PATCH v10 09/77] target/riscv: rvv-1.0: add vcsr register, frank . chang, 2021/11/28
- [PATCH v10 11/77] target/riscv: rvv-1.0: check MSTATUS_VS when accessing vector csr registers,
frank . chang <=
- [PATCH v10 14/77] target/riscv: rvv-1.0: add VMA and VTA, frank . chang, 2021/11/28
- [PATCH v10 16/77] target/riscv: introduce more imm value modes in translator functions, frank . chang, 2021/11/28
- [PATCH v10 17/77] target/riscv: rvv:1.0: add translation-time nan-box helper function, frank . chang, 2021/11/28
- [PATCH v10 18/77] target/riscv: rvv-1.0: remove amo operations instructions, frank . chang, 2021/11/28
- [PATCH v10 19/77] target/riscv: rvv-1.0: configure instructions, frank . chang, 2021/11/28
- [PATCH v10 20/77] target/riscv: rvv-1.0: stride load and store instructions, frank . chang, 2021/11/28
- [PATCH v10 21/77] target/riscv: rvv-1.0: index load and store instructions, frank . chang, 2021/11/28
- [PATCH v10 22/77] target/riscv: rvv-1.0: fix address index overflow bug of indexed load/store insns, frank . chang, 2021/11/28
- [PATCH v10 23/77] target/riscv: rvv-1.0: fault-only-first unit stride load, frank . chang, 2021/11/28
- [PATCH v10 24/77] target/riscv: rvv-1.0: load/store whole register instructions, frank . chang, 2021/11/28