Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines

qemu-devel

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines

From:	Philippe Mathieu-Daudé
Subject:	Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines
Date:	Wed, 24 Nov 2021 08:22:39 +0100
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.3.0

On 11/12/21 15:58, Frédéric Pétrot wrote:
> Adding defines to handle signed 64-bit and unsigned 128-bit quantities in
> memory accesses.
> 
> Signed-off-by: Frédéric Pétrot <frederic.petrot@univ-grenoble-alpes.fr>
> ---
>  include/exec/memop.h | 7 +++++++
>  1 file changed, 7 insertions(+)

Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>

[Prev in Thread]

Current Thread

[Next in Thread]

Re: [PATCH v5 03/18] qemu/int128: addition of div/rem 128-bit operations, (continued)
- [PATCH v5 01/18] exec/memop: Adding signedness to quad definitions, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 01/18] exec/memop: Adding signedness to quad definitions, Richard Henderson, 2021/11/14
- [PATCH v5 06/18] target/riscv: array for the 64 upper bits of 128-bit registers, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 06/18] target/riscv: array for the 64 upper bits of 128-bit registers, Alistair Francis, 2021/11/23
    - Re: [PATCH v5 06/18] target/riscv: array for the 64 upper bits of 128-bit registers, Frédéric Pétrot, 2021/11/23
    - Re: [PATCH v5 06/18] target/riscv: array for the 64 upper bits of 128-bit registers, Alistair Francis, 2021/11/23
- [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines, Richard Henderson, 2021/11/15
  - Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines, Alistair Francis, 2021/11/22
  - Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines, Philippe Mathieu-Daudé <=
- [PATCH v5 04/18] target/riscv: additional macros to check instruction support, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 04/18] target/riscv: additional macros to check instruction support, Alistair Francis, 2021/11/23
- [PATCH v5 07/18] target/riscv: setup everything so that riscv128-softmmu compiles, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 07/18] target/riscv: setup everything so that riscv128-softmmu compiles, Alistair Francis, 2021/11/24
    - Re: [PATCH v5 07/18] target/riscv: setup everything so that riscv128-softmmu compiles, Frédéric Pétrot, 2021/11/24
    - Re: [PATCH v5 07/18] target/riscv: setup everything so that riscv128-softmmu compiles, Philippe Mathieu-Daudé, 2021/11/24
    - Re: [PATCH v5 07/18] target/riscv: setup everything so that riscv128-softmmu compiles, Alistair Francis, 2021/11/25
    - Re: [PATCH v5 07/18] target/riscv: setup everything so that riscv128-softmmu compiles, Frédéric Pétrot, 2021/11/25
- [PATCH v5 08/18] target/riscv: moving some insns close to similar insns, Frédéric Pétrot, 2021/11/12
  - Re: [PATCH v5 08/18] target/riscv: moving some insns close to similar insns, Alistair Francis, 2021/11/23

Prev by Date: Re: [PATCH v1 3/7] tests/avocado: fix tcg_plugin mem access count test
Next by Date: Re: [PATCH] microvm: use MachineState->dumpdtb
Previous by thread: Re: [PATCH v5 02/18] exec/memop: Adding signed quad and octo defines
Next by thread: [PATCH v5 04/18] target/riscv: additional macros to check instruction support
Index(es):
- Date
- Thread