[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 1/7] target/riscv: Use target_ulong for the DisasContext misa
From: |
Alistair Francis |
Subject: |
[PULL 1/7] target/riscv: Use target_ulong for the DisasContext misa |
Date: |
Thu, 24 Jun 2021 05:02:05 -0700 |
The is_32bit() check in translate.c expects a 64-bit guest to have a
64-bit misa value otherwise the macro check won't work. This patches
fixes that and fixes a Coverity issue at the same time.
Fixes: CID 1453107
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Message-id:
c00176c7518c2a7b4de3eec320b6a683ab56f705.1622435221.git.alistair.francis@wdc.com
---
target/riscv/translate.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/target/riscv/translate.c b/target/riscv/translate.c
index c6e8739614..62a7d7e4c7 100644
--- a/target/riscv/translate.c
+++ b/target/riscv/translate.c
@@ -47,7 +47,7 @@ typedef struct DisasContext {
bool virt_enabled;
uint32_t opcode;
uint32_t mstatus_fs;
- uint32_t misa;
+ target_ulong misa;
uint32_t mem_idx;
/* Remember the rounding mode encoded in the previous fp instruction,
which we have already installed into env->fp_status. Or -1 for
--
2.31.1
- [PULL 0/7] riscv-to-apply queue, Alistair Francis, 2021/06/24
- [PULL 7/7] hw/riscv: OpenTitan: Connect the mtime and mtimecmp timer, Alistair Francis, 2021/06/24
- [PULL 1/7] target/riscv: Use target_ulong for the DisasContext misa,
Alistair Francis <=
- [PULL 2/7] target/riscv: gdbstub: Fix dynamic CSR XML generation, Alistair Francis, 2021/06/24
- [PULL 3/7] hw/char: Consistent function names for sifive_uart, Alistair Francis, 2021/06/24
- [PULL 4/7] hw/char: QOMify sifive_uart, Alistair Francis, 2021/06/24
- [PULL 5/7] hw/char/ibex_uart: Make the register layout private, Alistair Francis, 2021/06/24
- [PULL 6/7] hw/timer: Initial commit of Ibex Timer, Alistair Francis, 2021/06/24
- Re: [PULL 0/7] riscv-to-apply queue, Peter Maydell, 2021/06/25