qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 0/3] OpenTitan: Add support for the RISC-V timer


From: Alistair Francis
Subject: Re: [PATCH v3 0/3] OpenTitan: Add support for the RISC-V timer
Date: Tue, 22 Jun 2021 08:39:12 +1000

On Fri, Jun 18, 2021 at 5:27 PM Alistair Francis
<alistair.francis@wdc.com> wrote:
>
> V3:
>  - Fix the value of the "infinite timer"
>
> Alistair Francis (3):
>   hw/char/ibex_uart: Make the register layout private
>   hw/timer: Initial commit of Ibex Timer
>   hw/riscv: OpenTitan: Connect the mtime and mtimecmp timer

Thanks!

Applied to riscv-to-apply.next

Alistair

>
>  include/hw/char/ibex_uart.h   |  37 -----
>  include/hw/riscv/opentitan.h  |   5 +-
>  include/hw/timer/ibex_timer.h |  52 ++++++
>  hw/char/ibex_uart.c           |  37 +++++
>  hw/riscv/opentitan.c          |  14 +-
>  hw/timer/ibex_timer.c         | 305 ++++++++++++++++++++++++++++++++++
>  MAINTAINERS                   |   6 +-
>  hw/timer/meson.build          |   1 +
>  8 files changed, 412 insertions(+), 45 deletions(-)
>  create mode 100644 include/hw/timer/ibex_timer.h
>  create mode 100644 hw/timer/ibex_timer.c
>
> --
> 2.31.1
>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]