qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 10/28] tcg/ppc: Support bswap flags


From: Peter Maydell
Subject: Re: [PATCH 10/28] tcg/ppc: Support bswap flags
Date: Mon, 21 Jun 2021 15:38:37 +0100

On Mon, 14 Jun 2021 at 09:44, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> For INDEX_op_bswap32_i32, pass 0 for flags: input not zero-extended,
> output does not need extension within the host 64-bit register.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>  tcg/ppc/tcg-target.c.inc | 38 +++++++++++++++++++++++++-------------
>  1 file changed, 25 insertions(+), 13 deletions(-)
>
> diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
> index 690c77b4da..e868417168 100644
> --- a/tcg/ppc/tcg-target.c.inc
> +++ b/tcg/ppc/tcg-target.c.inc
> @@ -788,25 +788,35 @@ static inline void tcg_out_sari64(TCGContext *s, TCGReg 
> dst, TCGReg src, int c)
>      tcg_out32(s, SRADI | RA(dst) | RS(src) | SH(c & 0x1f) | ((c >> 4) & 2));
>  }
>
> -static void tcg_out_bswap16(TCGContext *s, TCGReg dst, TCGReg src)
> +static void tcg_out_bswap16(TCGContext *s, TCGReg dst, TCGReg src, int flags)
>  {
>      TCGReg tmp = dst == src ? TCG_REG_R0 : dst;
>
> -                                                   /* src = abcd */
> -    tcg_out_rlw(s, RLWINM, tmp, src, 24, 24, 31);  /* tmp = 000c */
> -    tcg_out_rlw(s, RLWIMI, tmp, src, 8, 16, 23);   /* tmp = 00dc */
> -    tcg_out_mov(s, TCG_TYPE_REG, dst, tmp);
> +                                                   /* src = xxxx abcd */
> +    tcg_out_rlw(s, RLWINM, tmp, src, 24, 24, 31);  /* tmp = 0000 000c */
> +    tcg_out_rlw(s, RLWIMI, tmp, src, 8, 16, 23);   /* tmp = 0000 00dc */
> +
> +    if (flags & TCG_BSWAP_OS) {
> +        tcg_out_ext16s(s, dst, tmp);
> +    } else {
> +        tcg_out_mov(s, TCG_TYPE_REG, dst, tmp);
> +    }
>  }
>
> -static void tcg_out_bswap32(TCGContext *s, TCGReg dst, TCGReg src)
> +static void tcg_out_bswap32(TCGContext *s, TCGReg dst, TCGReg src, int flags)
>  {
>      TCGReg tmp = dst == src ? TCG_REG_R0 : dst;
>
> -    /* Stolen from gcc's builtin_bswap32.             src = abcd */
> -    tcg_out_rlw(s, RLWINM, tmp, src, 8, 0, 31);    /* tmp = bcda */
> -    tcg_out_rlw(s, RLWIMI, tmp, src, 24, 0, 7);    /* tmp = dcda */
> -    tcg_out_rlw(s, RLWIMI, tmp, src, 24, 16, 23);  /* tmp = dcba */
> -    tcg_out_mov(s, TCG_TYPE_REG, dst, tmp);
> +    /* Stolen from gcc's builtin_bswap32.             src = xxxx abcd */
> +    tcg_out_rlw(s, RLWINM, tmp, src, 8, 0, 31);    /* tmp = 0000 bcda */
> +    tcg_out_rlw(s, RLWIMI, tmp, src, 24, 0, 7);    /* tmp = 0000 dcda */
> +    tcg_out_rlw(s, RLWIMI, tmp, src, 24, 16, 23);  /* tmp = 0000 dcba */

I'm going to come back for v2 and review the version of this that has
the comments describing what the insns are doing, so I don't have
to try to cross-reference back to the earlier patch.

-- PMM



reply via email to

[Prev in Thread] Current Thread [Next in Thread]