[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 42/55] target/arm: Implement MVE VQADD, VQSUB (vector)
From: |
Peter Maydell |
Subject: |
[PATCH 42/55] target/arm: Implement MVE VQADD, VQSUB (vector) |
Date: |
Mon, 7 Jun 2021 17:58:08 +0100 |
Implement the vector forms of the MVE VQADD and VQSUB insns.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
target/arm/helper-mve.h | 16 ++++++++++++++++
target/arm/mve.decode | 5 +++++
target/arm/mve_helper.c | 14 ++++++++++++++
target/arm/translate-mve.c | 4 ++++
4 files changed, 39 insertions(+)
diff --git a/target/arm/helper-mve.h b/target/arm/helper-mve.h
index a7eddf3d488..9801a39a984 100644
--- a/target/arm/helper-mve.h
+++ b/target/arm/helper-mve.h
@@ -155,6 +155,22 @@ DEF_HELPER_FLAGS_4(mve_vqrdmulhb, TCG_CALL_NO_WG, void,
env, ptr, ptr, ptr)
DEF_HELPER_FLAGS_4(mve_vqrdmulhh, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
DEF_HELPER_FLAGS_4(mve_vqrdmulhw, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+DEF_HELPER_FLAGS_4(mve_vqaddsb, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+DEF_HELPER_FLAGS_4(mve_vqaddsh, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+DEF_HELPER_FLAGS_4(mve_vqaddsw, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+
+DEF_HELPER_FLAGS_4(mve_vqaddub, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+DEF_HELPER_FLAGS_4(mve_vqadduh, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+DEF_HELPER_FLAGS_4(mve_vqadduw, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+
+DEF_HELPER_FLAGS_4(mve_vqsubsb, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+DEF_HELPER_FLAGS_4(mve_vqsubsh, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+DEF_HELPER_FLAGS_4(mve_vqsubsw, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+
+DEF_HELPER_FLAGS_4(mve_vqsubub, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+DEF_HELPER_FLAGS_4(mve_vqsubuh, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+DEF_HELPER_FLAGS_4(mve_vqsubuw, TCG_CALL_NO_WG, void, env, ptr, ptr, ptr)
+
DEF_HELPER_FLAGS_4(mve_vadd_scalarb, TCG_CALL_NO_WG, void, env, ptr, ptr, i32)
DEF_HELPER_FLAGS_4(mve_vadd_scalarh, TCG_CALL_NO_WG, void, env, ptr, ptr, i32)
DEF_HELPER_FLAGS_4(mve_vadd_scalarw, TCG_CALL_NO_WG, void, env, ptr, ptr, i32)
diff --git a/target/arm/mve.decode b/target/arm/mve.decode
index 9860d43f73c..80fa647c08f 100644
--- a/target/arm/mve.decode
+++ b/target/arm/mve.decode
@@ -116,6 +116,11 @@ VMULL_TU 111 1 1110 0 . .. ... 1 ... 1 1110 . 0 .
0 ... 0 @2op
VQDMULH 1110 1111 0 . .. ... 0 ... 0 1011 . 1 . 0 ... 0 @2op
VQRDMULH 1111 1111 0 . .. ... 0 ... 0 1011 . 1 . 0 ... 0 @2op
+VQADD_S 111 0 1111 0 . .. ... 0 ... 0 0000 . 1 . 1 ... 0 @2op
+VQADD_U 111 1 1111 0 . .. ... 0 ... 0 0000 . 1 . 1 ... 0 @2op
+VQSUB_S 111 0 1111 0 . .. ... 0 ... 0 0010 . 1 . 1 ... 0 @2op
+VQSUB_U 111 1 1111 0 . .. ... 0 ... 0 0010 . 1 . 1 ... 0 @2op
+
# Vector miscellaneous
VCLS 1111 1111 1 . 11 .. 00 ... 0 0100 01 . 0 ... 0 @1op
diff --git a/target/arm/mve_helper.c b/target/arm/mve_helper.c
index 7d65bcef56c..d3562f80026 100644
--- a/target/arm/mve_helper.c
+++ b/target/arm/mve_helper.c
@@ -550,6 +550,20 @@ DO_2OP_SAT(vqrdmulhb, 1, int8_t, H1, DO_QRDMULH_B)
DO_2OP_SAT(vqrdmulhh, 2, int16_t, H2, DO_QRDMULH_H)
DO_2OP_SAT(vqrdmulhw, 4, int32_t, H4, DO_QRDMULH_W)
+DO_2OP_SAT(vqaddub, 1, uint8_t, H1, DO_UQADD_B)
+DO_2OP_SAT(vqadduh, 2, uint16_t, H2, DO_UQADD_H)
+DO_2OP_SAT(vqadduw, 4, uint32_t, H4, DO_UQADD_W)
+DO_2OP_SAT(vqaddsb, 1, int8_t, H1, DO_SQADD_B)
+DO_2OP_SAT(vqaddsh, 2, int16_t, H2, DO_SQADD_H)
+DO_2OP_SAT(vqaddsw, 4, int32_t, H4, DO_SQADD_W)
+
+DO_2OP_SAT(vqsubub, 1, uint8_t, H1, DO_UQSUB_B)
+DO_2OP_SAT(vqsubuh, 2, uint16_t, H2, DO_UQSUB_H)
+DO_2OP_SAT(vqsubuw, 4, uint32_t, H4, DO_UQSUB_W)
+DO_2OP_SAT(vqsubsb, 1, int8_t, H1, DO_SQSUB_B)
+DO_2OP_SAT(vqsubsh, 2, int16_t, H2, DO_SQSUB_H)
+DO_2OP_SAT(vqsubsw, 4, int32_t, H4, DO_SQSUB_W)
+
#define DO_2OP_SCALAR(OP, ESIZE, TYPE, H, FN) \
void HELPER(glue(mve_, OP))(CPUARMState *env, void *vd, void *vn, \
uint32_t rm) \
diff --git a/target/arm/translate-mve.c b/target/arm/translate-mve.c
index 213a90b59b6..957e7e48fab 100644
--- a/target/arm/translate-mve.c
+++ b/target/arm/translate-mve.c
@@ -417,6 +417,10 @@ DO_2OP(VMULL_TS, vmullts)
DO_2OP(VMULL_TU, vmulltu)
DO_2OP(VQDMULH, vqdmulh)
DO_2OP(VQRDMULH, vqrdmulh)
+DO_2OP(VQADD_S, vqadds)
+DO_2OP(VQADD_U, vqaddu)
+DO_2OP(VQSUB_S, vqsubs)
+DO_2OP(VQSUB_U, vqsubu)
static bool do_2op_scalar(DisasContext *s, arg_2scalar *a,
MVEGenTwoOpScalarFn fn)
--
2.20.1
- [PATCH 29/55] target/arm: Implement MVE VMLALDAV, (continued)
- [PATCH 29/55] target/arm: Implement MVE VMLALDAV, Peter Maydell, 2021/06/07
- [PATCH 27/55] target/arm: Implement MVE VHADD, VHSUB, Peter Maydell, 2021/06/07
- [PATCH 43/55] target/arm: Implement MVE VQSHL (vector), Peter Maydell, 2021/06/07
- [PATCH 54/55] target/arm: Implement MVE VADDV, Peter Maydell, 2021/06/07
- [PATCH 42/55] target/arm: Implement MVE VQADD, VQSUB (vector),
Peter Maydell <=
- [PATCH 47/55] target/arm: Implement MVE VQDMLADH and VQRDMLADH, Peter Maydell, 2021/06/07
- [PATCH 49/55] target/arm: Implement MVE VQDMULL (vector), Peter Maydell, 2021/06/07
- [PATCH 48/55] target/arm: Implement MVE VQDMLSDH and VQRDMLSDH, Peter Maydell, 2021/06/07
- [PATCH 50/55] target/arm: Implement MVE VRHADD, Peter Maydell, 2021/06/07