[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[RFC v10 36/49] Revert "target/arm: Restrict v8M IDAU to TCG"
From: |
Claudio Fontana |
Subject: |
[RFC v10 36/49] Revert "target/arm: Restrict v8M IDAU to TCG" |
Date: |
Mon, 22 Mar 2021 15:01:53 +0100 |
This reverts commit 6e937ba7f8fb90d66cb3781f7fed32fb4239556a
This change breaks quickly at startup, as all interfaces in boards
are checked in vl.c in select_machine():
{
GSList *machines = object_class_get_list(TYPE_MACHINE, false);
}
In order to restrict v8M IDAU to TCG,
we need to first disable all incompatible boards when building
only KVM.
Signed-off-by: Claudio Fontana <cfontana@suse.de>
Cc: Philippe Mathieu-Daudé <f4bug@amsat.org>
---
target/arm/cpu.c | 7 +++++++
target/arm/tcg/tcg-cpu-models.c | 8 --------
2 files changed, 7 insertions(+), 8 deletions(-)
diff --git a/target/arm/cpu.c b/target/arm/cpu.c
index 31f1b3df09..353cd652bc 100644
--- a/target/arm/cpu.c
+++ b/target/arm/cpu.c
@@ -1510,9 +1510,16 @@ static const TypeInfo arm_cpu_type_info = {
.class_init = arm_cpu_class_init,
};
+static const TypeInfo idau_interface_type_info = {
+ .name = TYPE_IDAU_INTERFACE,
+ .parent = TYPE_INTERFACE,
+ .class_size = sizeof(IDAUInterfaceClass),
+};
+
static void arm_cpu_register_types(void)
{
type_register_static(&arm_cpu_type_info);
+ type_register_static(&idau_interface_type_info);
#ifdef CONFIG_KVM
type_register_static(&host_arm_cpu_type_info);
diff --git a/target/arm/tcg/tcg-cpu-models.c b/target/arm/tcg/tcg-cpu-models.c
index f4eea544b3..16ab5d5364 100644
--- a/target/arm/tcg/tcg-cpu-models.c
+++ b/target/arm/tcg/tcg-cpu-models.c
@@ -12,7 +12,6 @@
#include "tcg-cpu.h"
#include "internals.h"
-#include "target/arm/idau.h"
#if !defined(CONFIG_USER_ONLY)
#include "hw/boards.h"
#endif
@@ -987,17 +986,10 @@ static const ARMCPUInfo arm_tcg_cpus[] = {
#endif
};
-static const TypeInfo idau_interface_type_info = {
- .name = TYPE_IDAU_INTERFACE,
- .parent = TYPE_INTERFACE,
- .class_size = sizeof(IDAUInterfaceClass),
-};
-
static void arm_tcg_cpu_register_types(void)
{
size_t i;
- type_register_static(&idau_interface_type_info);
for (i = 0; i < ARRAY_SIZE(arm_tcg_cpus); ++i) {
arm32_cpu_register(&arm_tcg_cpus[i]);
}
--
2.26.2
- [RFC v10 24/49] target/arm: refactor exception and cpu code, (continued)
- [RFC v10 24/49] target/arm: refactor exception and cpu code, Claudio Fontana, 2021/03/22
- [RFC v10 21/49] target/arm: move aarch64_sync_32_to_64 (and vv) to cpu code, Claudio Fontana, 2021/03/22
- [RFC v10 27/49] target/arm: remove kvm include file for PSCI and arm-powerctl, Claudio Fontana, 2021/03/22
- [RFC v10 28/49] target/arm: move kvm-const.h, kvm.c, kvm64.c, kvm_arm.h to kvm/, Claudio Fontana, 2021/03/22
- [RFC v10 33/49] tests: do not run test-hmp on all machines for ARM KVM-only, Claudio Fontana, 2021/03/22
- [RFC v10 22/49] target/arm: split a15 cpu model and 32bit class functions to cpu32.c, Claudio Fontana, 2021/03/22
- [RFC v10 30/49] target/arm: remove broad "else" statements when checking accels, Claudio Fontana, 2021/03/22
- [RFC v10 31/49] tests/qtest: skip bios-tables-test test_acpi_oem_fields_virt for KVM, Claudio Fontana, 2021/03/22
- [RFC v10 32/49] tests: restrict TCG-only arm-cpu-features tests to TCG builds, Claudio Fontana, 2021/03/22
- [RFC v10 34/49] tests: device-introspect-test: cope with ARM TCG-only devices, Claudio Fontana, 2021/03/22
- [RFC v10 36/49] Revert "target/arm: Restrict v8M IDAU to TCG",
Claudio Fontana <=
- [RFC v10 38/49] target/arm: move kvm post init initialization to kvm cpu accel, Claudio Fontana, 2021/03/22
- [RFC v10 29/49] target/arm: cleanup cpu includes, Claudio Fontana, 2021/03/22
- [RFC v10 40/49] target/arm: move TCG gt timer creation code in tcg/, Claudio Fontana, 2021/03/22
- [RFC v10 39/49] target/arm: add tcg cpu accel class, Claudio Fontana, 2021/03/22
- [RFC v10 37/49] target/arm: create kvm cpu accel class, Claudio Fontana, 2021/03/22
- [RFC v10 35/49] tests: do not run qom-test on all machines for ARM KVM-only, Claudio Fontana, 2021/03/22
- [RFC v10 44/49] target/arm: arch_dump: restrict ELFCLASS64 to AArch64, Claudio Fontana, 2021/03/22
- [RFC v10 43/49] target/arm: make is_aa64 and arm_el_is_aa64 a macro for !TARGET_AARCH64, Claudio Fontana, 2021/03/22