[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 1/5] target/mips: Remove mips_def_t unused argument from mvp_init
From: |
Philippe Mathieu-Daudé |
Subject: |
[PATCH 1/5] target/mips: Remove mips_def_t unused argument from mvp_init() |
Date: |
Fri, 4 Dec 2020 23:26:18 +0100 |
mvp_init() doesn't require any CPU definition (beside the
information accessible via CPUMIPSState). Remove the unused
argument.
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
---
target/mips/translate.c | 2 +-
target/mips/translate_init.c.inc | 2 +-
2 files changed, 2 insertions(+), 2 deletions(-)
diff --git a/target/mips/translate.c b/target/mips/translate.c
index c64a1bc42e1..0db032fc5fb 100644
--- a/target/mips/translate.c
+++ b/target/mips/translate.c
@@ -31767,7 +31767,7 @@ void cpu_mips_realize_env(CPUMIPSState *env)
mmu_init(env, env->cpu_model);
#endif
fpu_init(env, env->cpu_model);
- mvp_init(env, env->cpu_model);
+ mvp_init(env);
}
bool cpu_supports_cps_smp(const char *cpu_type)
diff --git a/target/mips/translate_init.c.inc b/target/mips/translate_init.c.inc
index 79f75ed863c..5a926bc6df3 100644
--- a/target/mips/translate_init.c.inc
+++ b/target/mips/translate_init.c.inc
@@ -989,7 +989,7 @@ static void fpu_init (CPUMIPSState *env, const mips_def_t
*def)
memcpy(&env->active_fpu, &env->fpus[0], sizeof(env->active_fpu));
}
-static void mvp_init (CPUMIPSState *env, const mips_def_t *def)
+static void mvp_init(CPUMIPSState *env)
{
env->mvp = g_malloc0(sizeof(CPUMIPSMVPContext));
--
2.26.2
- [PATCH 0/5] mips: Sanitize Multi-Threading ASE, Philippe Mathieu-Daudé, 2020/12/04
- [PATCH 1/5] target/mips: Remove mips_def_t unused argument from mvp_init(),
Philippe Mathieu-Daudé <=
- [PATCH 2/5] target/mips: Introduce ase_mt_available() helper, Philippe Mathieu-Daudé, 2020/12/04
- [PATCH 3/5] target/mips: Do not initialize MT registers if MT ASE absent, Philippe Mathieu-Daudé, 2020/12/04
- [PATCH 5/5] hw/mips/malta: Rewrite CP0_MVPConf0 access using deposit(), Philippe Mathieu-Daudé, 2020/12/04
- [PATCH 4/5] hw/mips/malta: Do not initialize MT registers if MT ASE absent, Philippe Mathieu-Daudé, 2020/12/04
- Re: [PATCH 0/5] mips: Sanitize Multi-Threading ASE, Philippe Mathieu-Daudé, 2020/12/07