[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 09/18] target/riscv: Don't allow guest to write to htinst
From: |
Alistair Francis |
Subject: |
[PULL 09/18] target/riscv: Don't allow guest to write to htinst |
Date: |
Tue, 25 Aug 2020 11:48:27 -0700 |
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Message-id:
ca5359fec6b2aff851eef3b3bc4b53cb5d4ad194.1597259519.git.alistair.francis@wdc.com
Message-Id:
<ca5359fec6b2aff851eef3b3bc4b53cb5d4ad194.1597259519.git.alistair.francis@wdc.com>
---
target/riscv/csr.c | 1 -
1 file changed, 1 deletion(-)
diff --git a/target/riscv/csr.c b/target/riscv/csr.c
index 6a96a01b1c..0f035d33b1 100644
--- a/target/riscv/csr.c
+++ b/target/riscv/csr.c
@@ -922,7 +922,6 @@ static int read_htinst(CPURISCVState *env, int csrno,
target_ulong *val)
static int write_htinst(CPURISCVState *env, int csrno, target_ulong val)
{
- env->htinst = val;
return 0;
}
--
2.28.0
- [PULL 00/18] riscv-to-apply queue, Alistair Francis, 2020/08/25
- [PULL 01/18] hw/riscv: Allow creating multiple instances of CLINT, Alistair Francis, 2020/08/25
- [PULL 02/18] hw/riscv: Allow creating multiple instances of PLIC, Alistair Francis, 2020/08/25
- [PULL 03/18] hw/riscv: Add helpers for RISC-V multi-socket NUMA machines, Alistair Francis, 2020/08/25
- [PULL 04/18] hw/riscv: spike: Allow creating multiple NUMA sockets, Alistair Francis, 2020/08/25
- [PULL 06/18] target/riscv: Allow setting a two-stage lookup in the virt status, Alistair Francis, 2020/08/25
- [PULL 05/18] hw/riscv: virt: Allow creating multiple NUMA sockets, Alistair Francis, 2020/08/25
- [PULL 10/18] target/riscv: Convert MSTATUS MTL to GVA, Alistair Francis, 2020/08/25
- [PULL 07/18] target/riscv: Allow generating hlv/hlvx/hsv instructions, Alistair Francis, 2020/08/25
- [PULL 08/18] target/riscv: Do two-stage lookups on hlv/hlvx/hsv instructions, Alistair Francis, 2020/08/25
- [PULL 09/18] target/riscv: Don't allow guest to write to htinst,
Alistair Francis <=
- [PULL 11/18] target/riscv: Fix the interrupt cause code, Alistair Francis, 2020/08/25
- [PULL 12/18] target/riscv: Update the Hypervisor trap return/entry, Alistair Francis, 2020/08/25
- [PULL 13/18] target/riscv: Update the CSRs to the v0.6 Hyp extension, Alistair Francis, 2020/08/25
- [PULL 14/18] target/riscv: Only support a single VSXL length, Alistair Francis, 2020/08/25
- [PULL 16/18] target/riscv: Support the v0.6 Hypervisor extension CRSs, Alistair Francis, 2020/08/25
- [PULL 15/18] target/riscv: Only support little endian guests, Alistair Francis, 2020/08/25
- [PULL 17/18] target/riscv: Return the exception from invalid CSR accesses, Alistair Francis, 2020/08/25
- [PULL 18/18] target/riscv: Support the Virtual Instruction fault, Alistair Francis, 2020/08/25
- Re: [PULL 00/18] riscv-to-apply queue, Peter Maydell, 2020/08/25