qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v4 2/3] target/riscv: Expose "priv" register for GDB for read


From: Bin Meng
Subject: Re: [PATCH v4 2/3] target/riscv: Expose "priv" register for GDB for reads
Date: Tue, 15 Oct 2019 16:38:27 +0800

On Mon, Oct 14, 2019 at 11:53 PM Jonathan Behrens <address@hidden> wrote:
>
> This patch enables a debugger to read the current privilege level via a 
> virtual
> "priv" register. When compiled with CONFIG_USER_ONLY the register is still
> visible but always reports the value zero.
>
> Signed-off-by: Jonathan Behrens <address@hidden>
> ---
>  configure                       |  4 ++--
>  gdb-xml/riscv-32bit-virtual.xml | 11 +++++++++++
>  gdb-xml/riscv-64bit-virtual.xml | 11 +++++++++++
>  target/riscv/gdbstub.c          | 23 +++++++++++++++++++++++
>  4 files changed, 47 insertions(+), 2 deletions(-)
>  create mode 100644 gdb-xml/riscv-32bit-virtual.xml
>  create mode 100644 gdb-xml/riscv-64bit-virtual.xml
>

Reviewed-by: Bin Meng <address@hidden>
Tested-by: Bin Meng <address@hidden>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]