[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL] RISC-V Patches for the 4.2 Soft Freeze, Part 1, v3
From: |
Palmer Dabbelt |
Subject: |
[Qemu-devel] [PULL] RISC-V Patches for the 4.2 Soft Freeze, Part 1, v3 |
Date: |
Wed, 18 Sep 2019 07:55:52 -0700 |
The following changes since commit f8c3db33a5e863291182f8862ddf81618a7c6194:
target/sparc: Switch to do_transaction_failed() hook (2019-09-17 12:01:00
+0100)
are available in the Git repository at:
git://github.com/palmer-dabbelt/qemu.git tags/riscv-for-master-4.2-sf1-v3
for you to fetch changes up to b3e86929189c526d22ef49e18f2f5066535f6deb:
gdbstub: riscv: fix the fflags registers (2019-09-17 08:42:50 -0700)
----------------------------------------------------------------
RISC-V Patches for the 4.2 Soft Freeze, Part 1, v3
This contains quite a few patches that I'd like to target for 4.2.
They're mostly emulation fixes for the sifive_u board, which now much
more closely matches the hardware and can therefor run the same fireware
as what gets loaded onto the board. Additional user-visible
improvements include:
* support for loading initrd files from the command line into Linux, via
/chosen/linux,initrd-{start,end} device tree nodes.
* The conversion of LOG_TRACE to trace events.
* The addition of clock DT nodes for our uart and ethernet.
This also includes some preliminary work for the H extension patches,
but does not include the H extension patches as I haven't had time to
review them yet.
This passes my OE boot test on 32-bit and 64-bit virt machines, as well
as a 64-bit upstream Linux boot on the sifive_u machine. It has been
fixed to actually pass "make check" this time.
Changes since v2 (never made it to the list):
* Sets the sifive_u machine default core count to 2 instead of 5.
Changes since v1 <address@hidden>:
* Sets the sifive_u machine default core count to 5 instead of 1, as
it's impossible to have a single core sifive_u machine.
----------------------------------------------------------------
Alistair Francis (5):
riscv: plic: Remove unused interrupt functions
target/riscv: Create function to test if FP is enabled
target/riscv: Update the Hypervisor CSRs to v0.4
target/riscv: Fix mstatus dirty mask
target/riscv: Use TB_FLAGS_MSTATUS_FS for floating point
Atish Patra (1):
target/riscv: Use both register name and ABI name
Bin Meng (36):
riscv: rv32: Root page table address can be larger than 32-bit
riscv: Add a helper routine for finding firmware
riscv: Resolve full path of the given bios image
riscv: hmp: Add a command to show virtual memory mappings
riscv: sifive_test: Add reset functionality
riscv: hw: Remove duplicated "hw/hw.h" inclusion
riscv: hw: Remove superfluous "linux, phandle" property
riscv: hw: Use qemu_fdt_setprop_cell() for property with only 1 cell
riscv: hw: Remove not needed PLIC properties in device tree
riscv: hw: Change create_fdt() to return void
riscv: hw: Change to use qemu_log_mask(LOG_GUEST_ERROR, ...) instead
riscv: hw: Remove the unnecessary include of target/riscv/cpu.h
riscv: roms: Remove executable attribute of opensbi images
riscv: sifive_u: Remove the unnecessary include of prci header
riscv: sifive: Rename sifive_prci.{c, h} to sifive_e_prci.{c, h}
riscv: sifive_e: prci: Fix a typo of hfxosccfg register programming
riscv: sifive_e: prci: Update the PRCI register block size
riscv: sifive_e: Drop sifive_mmio_emulate()
riscv: Add a sifive_cpu.h to include both E and U cpu type defines
riscv: hart: Extract hart realize to a separate routine
riscv: hart: Add a "hartid-base" property to RISC-V hart array
riscv: sifive_u: Set the minimum number of cpus to 2
riscv: sifive_u: Update hart configuration to reflect the real FU540 SoC
riscv: sifive_u: Update PLIC hart topology configuration string
riscv: sifive: Implement PRCI model for FU540
riscv: sifive_u: Generate hfclk and rtcclk nodes
riscv: sifive_u: Add PRCI block to the SoC
riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodes
riscv: sifive_u: Update UART base addresses and IRQs
riscv: sifive_u: Change UART node name in device tree
riscv: roms: Update default bios for sifive_u machine
riscv: sifive: Implement a model for SiFive FU540 OTP
riscv: sifive_u: Instantiate OTP memory with a serial number
riscv: sifive_u: Fix broken GEM support
riscv: sifive_u: Remove handcrafted clock nodes for UART and ethernet
riscv: sifive_u: Update model and compatible strings in device tree
Guenter Roeck (3):
riscv: sifive_u: Add support for loading initrd
riscv: sivive_u: Add dummy serial clock and aliases entry for uart
riscv: sifive_u: Fix clock-names property for ethernet node
KONRAD Frederic (1):
gdbstub: riscv: fix the fflags registers
Philippe Mathieu-Daudé (2):
target/riscv/pmp: Restrict priviledged PMP to system-mode emulation
target/riscv/pmp: Convert qemu_log_mask(LOG_TRACE) to trace events
hmp-commands-info.hx | 2 +-
hw/riscv/Kconfig | 2 +
hw/riscv/Makefile.objs | 4 +-
hw/riscv/boot.c | 26 ++-
hw/riscv/riscv_hart.c | 34 ++--
hw/riscv/sifive_e.c | 27 ++-
hw/riscv/sifive_e_prci.c | 124 +++++++++++++
hw/riscv/sifive_plic.c | 12 --
hw/riscv/sifive_prci.c | 125 -------------
hw/riscv/sifive_test.c | 11 +-
hw/riscv/sifive_u.c | 253 +++++++++++++++++++--------
hw/riscv/sifive_u_otp.c | 191 ++++++++++++++++++++
hw/riscv/sifive_u_prci.c | 169 ++++++++++++++++++
hw/riscv/sifive_uart.c | 10 +-
hw/riscv/spike.c | 1 -
hw/riscv/virt.c | 40 ++---
include/hw/riscv/boot.h | 1 +
include/hw/riscv/riscv_hart.h | 1 +
include/hw/riscv/sifive_cpu.h | 31 ++++
include/hw/riscv/sifive_e.h | 7 +-
include/hw/riscv/sifive_e_prci.h | 71 ++++++++
include/hw/riscv/sifive_plic.h | 3 -
include/hw/riscv/sifive_prci.h | 71 --------
include/hw/riscv/sifive_test.h | 3 +-
include/hw/riscv/sifive_u.h | 31 ++--
include/hw/riscv/sifive_u_otp.h | 80 +++++++++
include/hw/riscv/sifive_u_prci.h | 91 ++++++++++
pc-bios/opensbi-riscv32-virt-fw_jump.bin | Bin
pc-bios/opensbi-riscv64-sifive_u-fw_jump.bin | Bin 40968 -> 45064 bytes
pc-bios/opensbi-riscv64-virt-fw_jump.bin | Bin
roms/Makefile | 4 +-
target/riscv/Makefile.objs | 7 +-
target/riscv/cpu.c | 19 +-
target/riscv/cpu.h | 6 +-
target/riscv/cpu_bits.h | 35 ++--
target/riscv/cpu_helper.c | 20 ++-
target/riscv/csr.c | 22 +--
target/riscv/gdbstub.c | 6 +-
target/riscv/monitor.c | 229 ++++++++++++++++++++++++
target/riscv/pmp.c | 35 ++--
target/riscv/trace-events | 6 +
41 files changed, 1366 insertions(+), 444 deletions(-)
create mode 100644 hw/riscv/sifive_e_prci.c
delete mode 100644 hw/riscv/sifive_prci.c
create mode 100644 hw/riscv/sifive_u_otp.c
create mode 100644 hw/riscv/sifive_u_prci.c
create mode 100644 include/hw/riscv/sifive_cpu.h
create mode 100644 include/hw/riscv/sifive_e_prci.h
delete mode 100644 include/hw/riscv/sifive_prci.h
create mode 100644 include/hw/riscv/sifive_u_otp.h
create mode 100644 include/hw/riscv/sifive_u_prci.h
mode change 100755 => 100644 pc-bios/opensbi-riscv32-virt-fw_jump.bin
mode change 100755 => 100644 pc-bios/opensbi-riscv64-sifive_u-fw_jump.bin
mode change 100755 => 100644 pc-bios/opensbi-riscv64-virt-fw_jump.bin
create mode 100644 target/riscv/monitor.c
>From Palmer Dabbelt <address@hidden> # This line is ignored.
From: Palmer Dabbelt <address@hidden>
Reply-To:
Subject:
In-Reply-To:
- [Qemu-devel] [PULL] RISC-V Patches for the 4.2 Soft Freeze, Part 1, v3,
Palmer Dabbelt <=
- [Qemu-devel] [PULL 01/48] riscv: sifive_u: Add support for loading initrd, Palmer Dabbelt, 2019/09/18
- [Qemu-devel] [PULL 02/48] riscv: sivive_u: Add dummy serial clock and aliases entry for uart, Palmer Dabbelt, 2019/09/18
- [Qemu-devel] [PULL 04/48] target/riscv/pmp: Restrict priviledged PMP to system-mode emulation, Palmer Dabbelt, 2019/09/18
- [Qemu-devel] [PULL 03/48] riscv: sifive_u: Fix clock-names property for ethernet node, Palmer Dabbelt, 2019/09/18
- [Qemu-devel] [PULL 05/48] target/riscv/pmp: Convert qemu_log_mask(LOG_TRACE) to trace events, Palmer Dabbelt, 2019/09/18
- [Qemu-devel] [PULL 06/48] riscv: plic: Remove unused interrupt functions, Palmer Dabbelt, 2019/09/18
- [Qemu-devel] [PULL 07/48] target/riscv: Create function to test if FP is enabled, Palmer Dabbelt, 2019/09/18
- [Qemu-devel] [PULL 08/48] target/riscv: Update the Hypervisor CSRs to v0.4, Palmer Dabbelt, 2019/09/18
- [Qemu-devel] [PULL 09/48] riscv: rv32: Root page table address can be larger than 32-bit, Palmer Dabbelt, 2019/09/18
- [Qemu-devel] [PULL 11/48] riscv: Resolve full path of the given bios image, Palmer Dabbelt, 2019/09/18