Re: [Qemu-devel] [PATCH 03/13] target/openrisc: Cache R0 in DisasContext

qemu-devel

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH 03/13] target/openrisc: Cache R0 in DisasContext

From:	Stafford Horne
Subject:	Re: [Qemu-devel] [PATCH 03/13] target/openrisc: Cache R0 in DisasContext
Date:	Tue, 27 Aug 2019 13:32:19 +0900
User-agent:	Mutt/1.11.4 (2019-03-13)

On Mon, Aug 26, 2019 at 05:07:35PM -0700, Richard Henderson wrote:
> Finish the race condition fix from the previous patch.
> 
> Signed-off-by: Richard Henderson <address@hidden>

Reviewed-by: Stafford Horne <address@hidden>

[Prev in Thread]

Current Thread

[Next in Thread]

[Qemu-devel] [PATCH 00/13] target/openrisc updates, Richard Henderson, 2019/08/26
- [Qemu-devel] [PATCH 01/13] target/openrisc: Add DisasContext parameter to check_r0_write, Richard Henderson, 2019/08/26
  - Re: [Qemu-devel] [PATCH 01/13] target/openrisc: Add DisasContext parameter to check_r0_write, Stafford Horne, 2019/08/27
- [Qemu-devel] [PATCH 03/13] target/openrisc: Cache R0 in DisasContext, Richard Henderson, 2019/08/26
  - Re: [Qemu-devel] [PATCH 03/13] target/openrisc: Cache R0 in DisasContext, Stafford Horne <=
- [Qemu-devel] [PATCH 04/13] target/openrisc: Make VR and PPC read-only, Richard Henderson, 2019/08/26
  - Re: [Qemu-devel] [PATCH 04/13] target/openrisc: Make VR and PPC read-only, Stafford Horne, 2019/08/27
- [Qemu-devel] [PATCH 05/13] target/openrisc: Move VR, UPR, DMMCFGR, IMMCFGR to cpu init, Richard Henderson, 2019/08/26
  - Re: [Qemu-devel] [PATCH 05/13] target/openrisc: Move VR, UPR, DMMCFGR, IMMCFGR to cpu init, Stafford Horne, 2019/08/27
- [Qemu-devel] [PATCH 02/13] target/openrisc: Replace cpu register array with a function, Richard Henderson, 2019/08/26
  - Re: [Qemu-devel] [PATCH 02/13] target/openrisc: Replace cpu register array with a function, Stafford Horne, 2019/08/27
- [Qemu-devel] [PATCH 06/13] target/openrisc: Add VR2 and AVR special processor registers, Richard Henderson, 2019/08/26
  - Re: [Qemu-devel] [PATCH 06/13] target/openrisc: Add VR2 and AVR special processor registers, Stafford Horne, 2019/08/27
    - Re: [Qemu-devel] [PATCH 06/13] target/openrisc: Add VR2 and AVR special processor registers, Richard Henderson, 2019/08/27
- [Qemu-devel] [PATCH 07/13] target/openrisc: Fix lf.ftoi.s, Richard Henderson, 2019/08/26

Prev by Date: Re: [Qemu-devel] [PATCH 01/13] target/openrisc: Add DisasContext parameter to check_r0_write
Next by Date: Re: [Qemu-devel] [PATCH 02/13] target/openrisc: Replace cpu register array with a function
Previous by thread: [Qemu-devel] [PATCH 03/13] target/openrisc: Cache R0 in DisasContext
Next by thread: [Qemu-devel] [PATCH 04/13] target/openrisc: Make VR and PPC read-only
Index(es):
- Date
- Thread