[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH-4.2 v1 2/6] target/riscv: Remove strict perm checkin
From: |
Alistair Francis |
Subject: |
[Qemu-devel] [PATCH-4.2 v1 2/6] target/riscv: Remove strict perm checking for CSR R/W |
Date: |
Thu, 25 Jul 2019 11:52:04 -0700 |
The privledge check based on the CSR address mask 0x300 doesn't work
when using Hypervisor extensions so remove the check
Signed-off-by: Alistair Francis <address@hidden>
---
target/riscv/csr.c | 3 +--
1 file changed, 1 insertion(+), 2 deletions(-)
diff --git a/target/riscv/csr.c b/target/riscv/csr.c
index e0d4586760..af3b762c8b 100644
--- a/target/riscv/csr.c
+++ b/target/riscv/csr.c
@@ -797,9 +797,8 @@ int riscv_csrrw(CPURISCVState *env, int csrno, target_ulong
*ret_value,
/* check privileges and return -1 if check fails */
#if !defined(CONFIG_USER_ONLY)
- int csr_priv = get_field(csrno, 0x300);
int read_only = get_field(csrno, 0xC00) == 3;
- if ((write_mask && read_only) || (env->priv < csr_priv)) {
+ if (write_mask && read_only) {
return -1;
}
#endif
--
2.22.0
[Qemu-devel] [PATCH-4.2 v1 3/6] riscv: plic: Remove unused interrupt functions, Alistair Francis, 2019/07/25
[Qemu-devel] [PATCH-4.2 v1 4/6] target/riscv: Create function to test if FP is enabled, Alistair Francis, 2019/07/25