[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 0/2] target/arm: Support single-precision only FPUs
From: |
Peter Maydell |
Subject: |
[Qemu-devel] [PATCH 0/2] target/arm: Support single-precision only FPUs |
Date: |
Fri, 14 Jun 2019 11:44:55 +0100 |
The Arm architecture permits FPUs which have only single-precision
support, not double-precision; Cortex-M4 and Cortex-M33 are
both like that. Now that we've refactored the VFP code to use
decodetree it's fairly easy to add the necessary checks on the
MVFR0 FPDP field so that we UNDEF any double-precision instructions
on CPUs like this.
The first patch fixes some no-visible-effect typos in the
names of struct arguments to some functions (caused by
cut-n-paste errors); not really related but I noticed them
while I was working on this.
thanks
-- PMM
Peter Maydell (2):
target/arm: Fix typos in trans function prototypes
target/arm: Only implement doubles if the FPU supports them
target/arm/cpu.h | 6 ++
target/arm/translate-vfp.inc.c | 112 ++++++++++++++++++++++++++++-----
2 files changed, 104 insertions(+), 14 deletions(-)
--
2.20.1
- [Qemu-devel] [PATCH 0/2] target/arm: Support single-precision only FPUs,
Peter Maydell <=