[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 24/35] target/sh4: access cpu->interrupt_request wit
From: |
Emilio G. Cota |
Subject: |
[Qemu-devel] [PATCH 24/35] target/sh4: access cpu->interrupt_request with atomics |
Date: |
Mon, 17 Sep 2018 12:30:52 -0400 |
From: Paolo Bonzini <address@hidden>
Cc: Aurelien Jarno <address@hidden>
Signed-off-by: Paolo Bonzini <address@hidden>
Signed-off-by: Emilio G. Cota <address@hidden>
---
target/sh4/cpu.c | 2 +-
target/sh4/helper.c | 2 +-
2 files changed, 2 insertions(+), 2 deletions(-)
diff --git a/target/sh4/cpu.c b/target/sh4/cpu.c
index b9f393b7c7..892a023c5c 100644
--- a/target/sh4/cpu.c
+++ b/target/sh4/cpu.c
@@ -45,7 +45,7 @@ static void superh_cpu_synchronize_from_tb(CPUState *cs,
TranslationBlock *tb)
static bool superh_cpu_has_work(CPUState *cs)
{
- return cs->interrupt_request & CPU_INTERRUPT_HARD;
+ return atomic_read(&cs->interrupt_request) & CPU_INTERRUPT_HARD;
}
/* CPUClass::reset() */
diff --git a/target/sh4/helper.c b/target/sh4/helper.c
index 2ff0cf4060..c699b8c0a1 100644
--- a/target/sh4/helper.c
+++ b/target/sh4/helper.c
@@ -83,7 +83,7 @@ void superh_cpu_do_interrupt(CPUState *cs)
{
SuperHCPU *cpu = SUPERH_CPU(cs);
CPUSH4State *env = &cpu->env;
- int do_irq = cs->interrupt_request & CPU_INTERRUPT_HARD;
+ int do_irq = atomic_read(&cs->interrupt_request) & CPU_INTERRUPT_HARD;
int do_exp, irq_vector = cs->exception_index;
/* prioritize exceptions over interrupts */
--
2.17.1
- [Qemu-devel] [PATCH 12/35] hax: access cpu->interrupt_request with atomics, (continued)
- [Qemu-devel] [PATCH 12/35] hax: access cpu->interrupt_request with atomics, Emilio G. Cota, 2018/09/17
- [Qemu-devel] [PATCH 14/35] whpx: access cpu->interrupt_request with atomics, Emilio G. Cota, 2018/09/17
- [Qemu-devel] [PATCH 35/35] exec: push BQL down to cpu->cpu_exec_interrupt, Emilio G. Cota, 2018/09/17
- [Qemu-devel] [PATCH 19/35] target/moxie: access cpu->interrupt_request with atomics, Emilio G. Cota, 2018/09/17
- [Qemu-devel] [PATCH 21/35] target/openrisc: access cpu->interrupt_request with atomics, Emilio G. Cota, 2018/09/17
- [Qemu-devel] [PATCH 24/35] target/sh4: access cpu->interrupt_request with atomics,
Emilio G. Cota <=
- [Qemu-devel] [PATCH 27/35] hw/sparc64: access cpu->interrupt_request with atomics, Emilio G. Cota, 2018/09/17
- [Qemu-devel] [PATCH 26/35] target/unicore32: access cpu->interrupt_request with atomics, Emilio G. Cota, 2018/09/17
- [Qemu-devel] [PATCH 30/35] tcg: drop BQL assertion from tcg_handle_interrupt, Emilio G. Cota, 2018/09/17
- [Qemu-devel] [PATCH 29/35] exec: drop BQL from cpu_reset_interrupt, Emilio G. Cota, 2018/09/17