[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL v4 42/43] target/hppa: Fix 32-bit operand masks for 0
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PULL v4 42/43] target/hppa: Fix 32-bit operand masks for 0E FCVT |
Date: |
Sun, 28 Jan 2018 15:15:27 -0800 |
We masked the wrong bits, which prevented some of the
32-bit R registers. E.g. "fcnvxf,sgl,sgl fr22R,fr6R".
Signed-off-by: Richard Henderson <address@hidden>
---
target/hppa/translate.c | 14 +++++++-------
1 file changed, 7 insertions(+), 7 deletions(-)
diff --git a/target/hppa/translate.c b/target/hppa/translate.c
index b9b097acc9..c62ee72615 100644
--- a/target/hppa/translate.c
+++ b/target/hppa/translate.c
@@ -4381,34 +4381,34 @@ static const DisasInsn table_float_0e[] = {
/* floating point class one */
/* float/float */
{ 0x38000a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_d_s },
- { 0x38002200, 0xfc1fffc0, FOP_DEW = gen_helper_fcnv_s_d },
+ { 0x38002200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_s_d },
/* int/float */
- { 0x38008200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_w_s },
+ { 0x38008200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_w_s },
{ 0x38008a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_dw_s },
{ 0x3800a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_w_d },
{ 0x3800aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_dw_d },
/* float/int */
- { 0x38010200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_s_w },
+ { 0x38010200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_s_w },
{ 0x38010a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_d_w },
{ 0x38012200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_s_dw },
{ 0x38012a00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_d_dw },
/* float/int truncate */
- { 0x38018200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_t_s_w },
+ { 0x38018200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_t_s_w },
{ 0x38018a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_t_d_w },
{ 0x3801a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_t_s_dw },
{ 0x3801aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_t_d_dw },
/* uint/float */
- { 0x38028200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_uw_s },
+ { 0x38028200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_uw_s },
{ 0x38028a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_udw_s },
{ 0x3802a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_uw_d },
{ 0x3802aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_udw_d },
/* float/uint */
- { 0x38030200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_s_uw },
+ { 0x38030200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_s_uw },
{ 0x38030a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_d_uw },
{ 0x38032200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_s_udw },
{ 0x38032a00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_d_udw },
/* float/uint truncate */
- { 0x38038200, 0xfc1ffe60, FOP_WEW = gen_helper_fcnv_t_s_uw },
+ { 0x38038200, 0xfc1ffe20, FOP_WEW = gen_helper_fcnv_t_s_uw },
{ 0x38038a00, 0xfc1fffa0, FOP_WED = gen_helper_fcnv_t_d_uw },
{ 0x3803a200, 0xfc1fff60, FOP_DEW = gen_helper_fcnv_t_s_udw },
{ 0x3803aa00, 0xfc1fffe0, FOP_DED = gen_helper_fcnv_t_d_udw },
--
2.14.3
- [Qemu-devel] [PULL v4 30/43] target/hppa: Add migration for the cpu, (continued)
- [Qemu-devel] [PULL v4 30/43] target/hppa: Add migration for the cpu, Richard Henderson, 2018/01/28
- [Qemu-devel] [PULL v4 31/43] target/hppa: Implement B,GATE insn, Richard Henderson, 2018/01/28
- [Qemu-devel] [PULL v4 35/43] target/hppa: Implement LDSID for system mode, Richard Henderson, 2018/01/28
- [Qemu-devel] [PULL v4 34/43] target/hppa: Fix comment, Richard Henderson, 2018/01/28
- [Qemu-devel] [PULL v4 36/43] target/hppa: Implement a pause instruction, Richard Henderson, 2018/01/28
- [Qemu-devel] [PULL v4 41/43] hw/hppa: Add MAINTAINERS entry, Richard Henderson, 2018/01/28
- [Qemu-devel] [PULL v4 37/43] target/hppa: Implement STWA, Richard Henderson, 2018/01/28
- [Qemu-devel] [PULL v4 38/43] target/hppa: Enable MTTCG, Richard Henderson, 2018/01/28
- [Qemu-devel] [PULL v4 39/43] hw/hppa: Implement DINO system board, Richard Henderson, 2018/01/28
- [Qemu-devel] [PULL v4 43/43] target/hppa: Implement PROBE for system mode, Richard Henderson, 2018/01/28
- [Qemu-devel] [PULL v4 42/43] target/hppa: Fix 32-bit operand masks for 0E FCVT,
Richard Henderson <=
- [Qemu-devel] [PULL v4 40/43] pc-bios: Add hppa-firmware.img and git submodule, Richard Henderson, 2018/01/28
- Re: [Qemu-devel] [PULL v4 00/43] hppa-softmmu, no-reply, 2018/01/28
- Re: [Qemu-devel] [PULL v4 00/43] hppa-softmmu, Peter Maydell, 2018/01/29