[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v2 0/3] sd: sdhci: correct transfer mode register us
From: |
P J P |
Subject: |
[Qemu-devel] [PATCH v2 0/3] sd: sdhci: correct transfer mode register usage |
Date: |
Wed, 8 Feb 2017 12:12:09 +0530 |
From: Prasad J Pandit <address@hidden>
Hello,
In SDHCI protocol, the 'Block Count Enable' bit of the Transfer Mode
register is used to control 's->blkcnt' value. One, this bit is not
relevant in single block transfers. Second, Transfer Mode register
value could be set such that 's->blkcnt' would not see an update
during multi block transfers. Thus leading to an infinite loop.
This patch set attempts to correct 'Block Count Enable' bit usage.
This series incorporates changes suggested in patch set v1:
-> https://lists.gnu.org/archive/html/qemu-devel/2017-01/msg06476.html
Thank you.
--
Prasad J Pandit (3):
sd: sdhci: check transfer mode register in multi block transfer
sd: sdhci: conditionally invoke multi block transfer
sd: sdhci: Remove block count enable check in single block transfers
hw/sd/sdhci.c | 24 ++++++++++++------------
1 file changed, 12 insertions(+), 12 deletions(-)
--
2.9.3
- [Qemu-devel] [PATCH v2 0/3] sd: sdhci: correct transfer mode register usage,
P J P <=