[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v3 0/5] POWER9 TCG enablements - part4(pending)
From: |
Nikunj A Dadhania |
Subject: |
Re: [Qemu-devel] [PATCH v3 0/5] POWER9 TCG enablements - part4(pending) |
Date: |
Mon, 19 Sep 2016 14:00:55 +0530 |
User-agent: |
Notmuch/0.21 (https://notmuchmail.org) Emacs/25.0.94.1 (x86_64-redhat-linux-gnu) |
David Gibson <address@hidden> writes:
> [ Unknown signature status ]
> On Fri, Sep 16, 2016 at 04:21:46PM +0530, Nikunj A Dadhania wrote:
>> This series contains 4 new instructions for POWER9 ISA3.0
>> Use newer qemu load/store tcg helpers and optimize stxvw4x and lxvw4x.
>>
>> Patches:
>> 01: darn: Deliver a random number
>
> I've applied this one.
>
>> 02: lxvw4x - improve implementation
>> 03: stxv4x - improve implementation
>> 04: lxvh8x: Load VSX Vector Halfword*8
>> stxvh8x: Store VSX Vector Halfword*8
>> 05: lxvb16x: Load VSX Vector Byte*16
>> stxvb16x: Store VSX Vector Byte*16
>
> I think the remainder still have bugs in BE mode.
Let me get back to the ISA and re-confirm, its a bit confusing.
Regards,
Nikunj
[Qemu-devel] [PATCH v3 3/5] target-ppc: improve stxvw4x implementation, Nikunj A Dadhania, 2016/09/16
[Qemu-devel] [PATCH v3 4/5] target-ppc: add lxvh8x and stxvh8x, Nikunj A Dadhania, 2016/09/16
[Qemu-devel] [PATCH v3 5/5] target-ppc: add lxvb16x and stxvb16x, Nikunj A Dadhania, 2016/09/16
Re: [Qemu-devel] [PATCH v3 0/5] POWER9 TCG enablements - part4(pending), David Gibson, 2016/09/19
- Re: [Qemu-devel] [PATCH v3 0/5] POWER9 TCG enablements - part4(pending),
Nikunj A Dadhania <=