[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL v3 14/18] target-arm: Generate fences in ARMv7 fronte
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PULL v3 14/18] target-arm: Generate fences in ARMv7 frontend |
Date: |
Mon, 12 Sep 2016 16:39:48 -0700 |
From: Pranith Kumar <address@hidden>
Signed-off-by: Pranith Kumar <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
---
target-arm/translate.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/target-arm/translate.c b/target-arm/translate.c
index bd5d5cb..693d4bc 100644
--- a/target-arm/translate.c
+++ b/target-arm/translate.c
@@ -8083,7 +8083,7 @@ static void disas_arm_insn(DisasContext *s, unsigned int
insn)
case 4: /* dsb */
case 5: /* dmb */
ARCH(7);
- /* We don't emulate caches so these are a no-op. */
+ tcg_gen_mb(TCG_MO_ALL | TCG_BAR_SC);
return;
case 6: /* isb */
/* We need to break the TB after this insn to execute
@@ -10432,7 +10432,7 @@ static int disas_thumb2_insn(CPUARMState *env,
DisasContext *s, uint16_t insn_hw
break;
case 4: /* dsb */
case 5: /* dmb */
- /* These execute as NOPs. */
+ tcg_gen_mb(TCG_MO_ALL | TCG_BAR_SC);
break;
case 6: /* isb */
/* We need to break the TB after this insn
--
2.7.4
- [Qemu-devel] [PULL v3 01/18] tcg: Support arbitrary size + alignment, (continued)
- [Qemu-devel] [PULL v3 01/18] tcg: Support arbitrary size + alignment, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 05/18] tcg/i386: Add support for fence, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 04/18] Introduce TCGOpcode for memory barrier, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 07/18] tcg/arm: Add support for fence, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 08/18] tcg/ia64: Add support for fence, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 11/18] tcg/s390: Add support for fence, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 09/18] tcg/mips: Add support for fence, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 10/18] tcg/ppc: Add support for fence, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 12/18] tcg/sparc: Add support for fence, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 13/18] tcg/tci: Add support for fence, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 14/18] target-arm: Generate fences in ARMv7 frontend,
Richard Henderson <=
- [Qemu-devel] [PULL v3 15/18] target-alpha: Generate fence op, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 16/18] target-aarch64: Generate fences for aarch64, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 18/18] tcg: Optimize fence instructions, Richard Henderson, 2016/09/12
- [Qemu-devel] [PULL v3 17/18] target-i386: Generate fences for x86, Richard Henderson, 2016/09/12
- Re: [Qemu-devel] [PULL v3 00/18] tcg queued patches, Peter Maydell, 2016/09/13