[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v9 8/8] xilinx_zynq: Connect devcfg to the Zynq mach
From: |
Alistair Francis |
Subject: |
[Qemu-devel] [PATCH v9 8/8] xilinx_zynq: Connect devcfg to the Zynq machine model |
Date: |
Mon, 27 Jun 2016 11:53:33 -0700 |
From: Peter Crosthwaite <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Signed-off-by: Alistair Francis <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
---
V7:
- Remove unused property add
V4:
- Small corrections to the device model logic
hw/arm/xilinx_zynq.c | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/hw/arm/xilinx_zynq.c b/hw/arm/xilinx_zynq.c
index aefebcf..f26c273 100644
--- a/hw/arm/xilinx_zynq.c
+++ b/hw/arm/xilinx_zynq.c
@@ -294,6 +294,12 @@ static void zynq_init(MachineState *machine)
sysbus_connect_irq(busdev, n + 1, pic[dma_irqs[n] - IRQ_OFFSET]);
}
+ dev = qdev_create(NULL, "xlnx.ps7-dev-cfg");
+ qdev_init_nofail(dev);
+ busdev = SYS_BUS_DEVICE(dev);
+ sysbus_connect_irq(busdev, 0, pic[40 - IRQ_OFFSET]);
+ sysbus_mmio_map(busdev, 0, 0xF8007000);
+
zynq_binfo.ram_size = ram_size;
zynq_binfo.kernel_filename = kernel_filename;
zynq_binfo.kernel_cmdline = kernel_cmdline;
--
2.7.4
- [Qemu-devel] [PATCH v9 0/8] data-driven device registers, Alistair Francis, 2016/06/27
- [Qemu-devel] [PATCH v9 1/8] bitops: Add MAKE_64BIT_MASK macro, Alistair Francis, 2016/06/27
- [Qemu-devel] [PATCH v9 2/8] register: Add Register API, Alistair Francis, 2016/06/27
- [Qemu-devel] [PATCH v9 3/8] register: Add Memory API glue, Alistair Francis, 2016/06/27
- [Qemu-devel] [PATCH v9 4/8] register: Define REG and FIELD macros, Alistair Francis, 2016/06/27
- [Qemu-devel] [PATCH v9 5/8] register: QOMify, Alistair Francis, 2016/06/27
- [Qemu-devel] [PATCH v9 6/8] register: Add block initialise helper, Alistair Francis, 2016/06/27
- [Qemu-devel] [PATCH v9 8/8] xilinx_zynq: Connect devcfg to the Zynq machine model,
Alistair Francis <=
- [Qemu-devel] [PATCH v9 7/8] dma: Add Xilinx Zynq devcfg device model, Alistair Francis, 2016/06/27