[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v2 19/24] target-sparc: Directly implement block and
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PATCH v2 19/24] target-sparc: Directly implement block and short ldf/stf asis |
Date: |
Tue, 23 Feb 2016 13:11:55 -0800 |
Signed-off-by: Richard Henderson <address@hidden>
---
target-sparc/translate.c | 106 +++++++++++++++++++++++++++++++++++++++++++++++
1 file changed, 106 insertions(+)
diff --git a/target-sparc/translate.c b/target-sparc/translate.c
index 0621c06..017c3c1 100644
--- a/target-sparc/translate.c
+++ b/target-sparc/translate.c
@@ -1977,6 +1977,8 @@ typedef enum {
GET_ASI_EXCP,
GET_ASI_DIRECT,
GET_ASI_DTWINX,
+ GET_ASI_BLOCK,
+ GET_ASI_SHORT,
} ASIType;
typedef struct {
@@ -2043,18 +2045,32 @@ static DisasASI get_asi(DisasContext *dc, int insn,
TCGMemOp memop)
case ASI_AIUPL: /* As if user primary LE */
case ASI_TWINX_AIUP:
case ASI_TWINX_AIUP_L:
+ case ASI_BLK_AIUP_4V:
+ case ASI_BLK_AIUP_L_4V:
+ case ASI_BLK_AIUP:
+ case ASI_BLK_AIUPL:
mem_idx = MMU_USER_IDX;
break;
case ASI_AIUS: /* As if user secondary */
case ASI_AIUSL: /* As if user secondary LE */
case ASI_TWINX_AIUS:
case ASI_TWINX_AIUS_L:
+ case ASI_BLK_AIUS_4V:
+ case ASI_BLK_AIUS_L_4V:
+ case ASI_BLK_AIUS:
+ case ASI_BLK_AIUSL:
mem_idx = MMU_USER_SECONDARY_IDX;
break;
case ASI_S: /* Secondary */
case ASI_SL: /* Secondary LE */
case ASI_TWINX_S:
case ASI_TWINX_SL:
+ case ASI_BLK_S:
+ case ASI_BLK_SL:
+ case ASI_FL8_S:
+ case ASI_FL8_SL:
+ case ASI_FL16_S:
+ case ASI_FL16_SL:
if (mem_idx == MMU_USER_IDX) {
mem_idx = MMU_USER_SECONDARY_IDX;
} else if (mem_idx == MMU_KERNEL_IDX) {
@@ -2065,6 +2081,12 @@ static DisasASI get_asi(DisasContext *dc, int insn,
TCGMemOp memop)
case ASI_PL: /* Primary LE */
case ASI_TWINX_P:
case ASI_TWINX_PL:
+ case ASI_BLK_P:
+ case ASI_BLK_PL:
+ case ASI_FL8_P:
+ case ASI_FL8_PL:
+ case ASI_FL16_P:
+ case ASI_FL16_PL:
break;
}
switch (asi) {
@@ -2092,6 +2114,34 @@ static DisasASI get_asi(DisasContext *dc, int insn,
TCGMemOp memop)
case ASI_TWINX_SL:
type = GET_ASI_DTWINX;
break;
+ case ASI_BLK_AIUP_4V:
+ case ASI_BLK_AIUP_L_4V:
+ case ASI_BLK_AIUP:
+ case ASI_BLK_AIUPL:
+ case ASI_BLK_AIUS_4V:
+ case ASI_BLK_AIUS_L_4V:
+ case ASI_BLK_AIUS:
+ case ASI_BLK_AIUSL:
+ case ASI_BLK_S:
+ case ASI_BLK_SL:
+ case ASI_BLK_P:
+ case ASI_BLK_PL:
+ type = GET_ASI_BLOCK;
+ break;
+ case ASI_FL8_S:
+ case ASI_FL8_SL:
+ case ASI_FL8_P:
+ case ASI_FL8_PL:
+ memop = MO_UB;
+ type = GET_ASI_SHORT;
+ break;
+ case ASI_FL16_S:
+ case ASI_FL16_SL:
+ case ASI_FL16_P:
+ case ASI_FL16_PL:
+ memop = MO_TEUW;
+ type = GET_ASI_SHORT;
+ break;
}
/* The little-endian asis all have bit 3 set. */
if (asi & 8) {
@@ -2294,6 +2344,34 @@ static void gen_ldf_asi(DisasContext *dc, TCGv addr,
}
break;
+ case GET_ASI_BLOCK:
+ /* Valid for lddfa on aligned registers only. */
+ if (size == 8 && (rd & 7) == 0) {
+ int i;
+
+ gen_check_align(addr, 0x3f);
+ for (i = 0; ; ++i) {
+ tcg_gen_qemu_ld_i64(cpu_fpr[rd / 2 + i], addr,
+ da.mem_idx, da.memop);
+ if (i == 7) {
+ break;
+ }
+ tcg_gen_addi_tl(addr, addr, 8);
+ }
+ } else {
+ gen_exception(dc, TT_ILL_INSN);
+ }
+ break;
+
+ case GET_ASI_SHORT:
+ /* Valid for lddfa only. */
+ if (size == 8) {
+ tcg_gen_qemu_ld_i64(cpu_fpr[rd / 2], addr, da.mem_idx, da.memop);
+ } else {
+ gen_exception(dc, TT_ILL_INSN);
+ }
+ break;
+
default:
{
TCGv_i32 r_asi = tcg_const_i32(da.asi);
@@ -2339,6 +2417,34 @@ static void gen_stf_asi(DisasContext *dc, TCGv addr,
}
break;
+ case GET_ASI_BLOCK:
+ /* Valid for stdfa on aligned registers only. */
+ if (size == 8 && (rd & 7) == 0) {
+ int i;
+
+ gen_check_align(addr, 0x3f);
+ for (i = 0; ; ++i) {
+ tcg_gen_qemu_st_i64(cpu_fpr[rd / 2 + i], addr,
+ da.mem_idx, da.memop);
+ if (i == 7) {
+ break;
+ }
+ tcg_gen_addi_tl(addr, addr, 8);
+ }
+ } else {
+ gen_exception(dc, TT_ILL_INSN);
+ }
+ break;
+
+ case GET_ASI_SHORT:
+ /* Valid for stdfa only. */
+ if (size == 8) {
+ tcg_gen_qemu_st_i64(cpu_fpr[rd / 2], addr, da.mem_idx, da.memop);
+ } else {
+ gen_exception(dc, TT_ILL_INSN);
+ }
+ break;
+
default:
{
TCGv_i32 r_asi = tcg_const_i32(da.asi);
--
2.5.0
- [Qemu-devel] [PATCH v2 07/24] target-sparc: Introduce get_asi, (continued)
- [Qemu-devel] [PATCH v2 07/24] target-sparc: Introduce get_asi, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 10/24] target-sparc: Add UA2005 defines to asi.h, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 09/24] target-sparc: Import linux/arch/sparc/include/uapi/asm/asi.h, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 08/24] target-sparc: Pass TCGMemOp to gen_ld/st_asi, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 14/24] target-sparc: Introduce gen_check_align, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 13/24] target-sparc: Use QT0 to return results from ldda, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 12/24] target-sparc: Directly implement easy ld/st asis, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 16/24] target-sparc: Fix obvious error in ASI_M_BFILL, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 11/24] target-sparc: Use defines from asi.h, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 15/24] target-sparc: Directly implement easy ldd/std asis, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 19/24] target-sparc: Directly implement block and short ldf/stf asis,
Richard Henderson <=
- [Qemu-devel] [PATCH v2 18/24] target-sparc: Directly implement easy ldf/stf asis, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 23/24] target-sparc: Use cpu_loop_exit_restore from helper_check_ieee_exceptions, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 21/24] target-sparc: Use explicit writes to cpu_fsr, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 17/24] target-sparc: Pass TCGMemOp constants to helper_ld/st_asi, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 22/24] target-sparc: Use cpu_fsr in stfsr, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 20/24] target-sparc: Remove helper_ldf_asi, helper_stf_asi, Richard Henderson, 2016/02/23
- [Qemu-devel] [PATCH v2 24/24] target-sparc: Elide duplicate updates to fprs, Richard Henderson, 2016/02/23
- Re: [Qemu-devel] [PATCH v2 00/24] target-sparc improvements, Mark Cave-Ayland, 2016/02/26