[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH RFC V5 8/9] target-arm/cpu64 GICv3 system instru
|
From: |
Pavel Fedin |
|
Subject: |
Re: [Qemu-devel] [PATCH RFC V5 8/9] target-arm/cpu64 GICv3 system instructions support |
|
Date: |
Thu, 22 Oct 2015 11:33:01 +0300 |
Hello!
> I've implemented the registers accessed by Linux driver in
> drivers/irqchip/irq-gic-v3.c
> If this register is used only with KVM e.g. virt/kvm/arm/vgic-v3.c than it is
> out of my mandate.
It has nothing to do with KVM. EFI is a firmware, which originates from Intel,
but now adopted by ARM64 architecture too. You can also run it under qemu, if
you want to make kind of "full" machine. And it writes some value to BPR1,
which is indeed ignored by Linux kernel.
Kind regards,
Pavel Fedin
Expert Engineer
Samsung Electronics Research center Russia
- Re: [Qemu-devel] [PATCH RFC V5 6/9] hw/intc: arm_gicv3_spi_its, (continued)
- Re: [Qemu-devel] [PATCH RFC V5 6/9] hw/intc: arm_gicv3_spi_its, Pavel Fedin, 2015/10/21
- Re: [Qemu-devel] [PATCH RFC V5 6/9] hw/intc: arm_gicv3_spi_its, Shlomo Pongratz, 2015/10/21
- Re: [Qemu-devel] [PATCH RFC V5 6/9] hw/intc: arm_gicv3_spi_its, Pavel Fedin, 2015/10/21
- Re: [Qemu-devel] [PATCH RFC V5 6/9] hw/intc: arm_gicv3_spi_its, Peter Maydell, 2015/10/21
- Re: [Qemu-devel] [PATCH RFC V5 6/9] hw/intc: arm_gicv3_spi_its, Pavel Fedin, 2015/10/21
[Qemu-devel] [PATCH RFC V5 3/9] hw/intc: arm_gicv3_cpu_interface, Shlomo Pongratz, 2015/10/20
[Qemu-devel] [PATCH RFC V5 5/9] hw/intc arm_gicv3_redist, Shlomo Pongratz, 2015/10/20
[Qemu-devel] [PATCH RFC V5 8/9] target-arm/cpu64 GICv3 system instructions support, Shlomo Pongratz, 2015/10/20
[Qemu-devel] [PATCH RFC V5 4/9] hw/intc: arm_gicv3_dist, Shlomo Pongratz, 2015/10/20
[Qemu-devel] [PATCH RFC V5 9/9] hw/arm: Add virt-v3 machine that uses GIC-500, Shlomo Pongratz, 2015/10/20