[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [Bug 1469342] Re: qemu-i386 pentium3/athlon incorrect instr
|
From: |
PeteVine |
|
Subject: |
[Qemu-devel] [Bug 1469342] Re: qemu-i386 pentium3/athlon incorrect instruction set |
|
Date: |
Fri, 18 Sep 2015 14:31:55 -0000 |
After looking at target-i386/cpu.c, it's clear to me CPUID_SSE and
CPUID_SSE2 are defined seperately and neither pentium3 nor athlon have
those defines set.
This could mean it's a bug not in the instruction set but possibly in
the build process somewhere.
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1469342
Title:
qemu-i386 pentium3/athlon incorrect instruction set
Status in QEMU:
Won't Fix
Bug description:
Running a binary containing a movsd instruction (SSE2) in 32-bit
qemu-i386 from 20150609 using the -cpu pentium3 switch results in
flawless execution whereas it should crash with SIGILL as P3 only had
SSE and not SSE2.
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1469342/+subscriptions