[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [RESEND PATCH v9 1/4] apic: map APIC's MMIO region at e
From: |
Eduardo Habkost |
Subject: |
Re: [Qemu-devel] [RESEND PATCH v9 1/4] apic: map APIC's MMIO region at each CPU's address space |
Date: |
Wed, 26 Aug 2015 12:49:04 -0300 |
User-agent: |
Mutt/1.5.23 (2014-03-12) |
On Wed, Aug 26, 2015 at 11:27:08AM -0400, Paolo Bonzini wrote:
[...]
> > >> > + if (tcg_enabled()) {
> > >> > + memory_region_add_subregion_overlap(cpu->cpu_as_root,
> > >> > + apic->apicbase &
> > >> > + MSR_IA32_APICBASE_BASE,
> > >> > + &apic->io_memory,
> > >> > + 0x1000);
> > >>
> > >> Why exactly is this necessary? If this is necessary, why don't we need
> > >> to do this for non-TCG accelerators?
> > >
> > > At least KVM and qtest do not support per-CPU address spaces.
> >
> > Right, but given this restriction why can't we also do whatever
> > we need to work without the per-CPU address spaces with TCG?
> >
>
> Because the emulation quality is indeed a bit better with the per-CPU
> address spaces; you could move each APIC's base address independent of
> the others. However, this is not a feature that is actually used by
> anything in practice, so I doubt anyone cares about TCG implementing
> it correctly.
Do we need additional changes in TCG to implement it correctly, or is
this going to work out of the box as soon as we apply this series?
If it's the latter, the patch makes sense to me (but please add a
comment to the code explaining why). If it's the former, I don't see the
point of making the code more complex before that feature is actually
implemented by TCG.
Also, we could make the logic simpler if we just check if
cpu->cpu_as_root is set, e.g.:
/* Use per-CPU address space if available (TCG supports it, KVM
* doesn't). This allows the APIC base address of each CPU
* to be moved independently.
*/
memory_region_add_subregion_overlap(cpu->cpu_as_root ?:
get_system_memory(),
apic->apicbase &
MSR_IA32_APICBASE_BASE,
&apic->io_memory,
0x1000);
--
Eduardo
- [Qemu-devel] [RESEND PATCH v9 0/4] remove icc bus/bridge, Zhu Guihua, 2015/08/19
- [Qemu-devel] [RESEND PATCH v9 1/4] apic: map APIC's MMIO region at each CPU's address space, Zhu Guihua, 2015/08/19
- Re: [Qemu-devel] [RESEND PATCH v9 1/4] apic: map APIC's MMIO region at each CPU's address space, Eduardo Habkost, 2015/08/21
- Re: [Qemu-devel] [RESEND PATCH v9 1/4] apic: map APIC's MMIO region at each CPU's address space, Paolo Bonzini, 2015/08/24
- Re: [Qemu-devel] [RESEND PATCH v9 1/4] apic: map APIC's MMIO region at each CPU's address space, Peter Maydell, 2015/08/24
- Re: [Qemu-devel] [RESEND PATCH v9 1/4] apic: map APIC's MMIO region at each CPU's address space, Eduardo Habkost, 2015/08/26
- Re: [Qemu-devel] [RESEND PATCH v9 1/4] apic: map APIC's MMIO region at each CPU's address space, Paolo Bonzini, 2015/08/26
- Re: [Qemu-devel] [RESEND PATCH v9 1/4] apic: map APIC's MMIO region at each CPU's address space,
Eduardo Habkost <=
- Re: [Qemu-devel] [RESEND PATCH v9 1/4] apic: map APIC's MMIO region at each CPU's address space, Zhu Guihua, 2015/08/27
[Qemu-devel] [RESEND PATCH v9 2/4] x86: use new method to correct reset sequence, Zhu Guihua, 2015/08/19
[Qemu-devel] [RESEND PATCH v9 3/4] cpu/apic: drop icc bus/bridge, Zhu Guihua, 2015/08/19
[Qemu-devel] [RESEND PATCH v9 4/4] icc_bus: drop the unused files, Zhu Guihua, 2015/08/19