[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v2 1/6] target-tricore: Fix RLC_ADDI, RLC_ADDIH usin
From: |
Bastian Koppelmann |
Subject: |
[Qemu-devel] [PATCH v2 1/6] target-tricore: Fix RLC_ADDI, RLC_ADDIH using wrong microcode helper |
Date: |
Wed, 11 Feb 2015 16:48:58 +0000 |
Signed-off-by: Bastian Koppelmann <address@hidden>
---
target-tricore/translate.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/target-tricore/translate.c b/target-tricore/translate.c
index a73b700..cfd6a77 100644
--- a/target-tricore/translate.c
+++ b/target-tricore/translate.c
@@ -4183,10 +4183,10 @@ static void decode_rlc_opc(CPUTriCoreState *env,
DisasContext *ctx,
switch (op1) {
case OPC1_32_RLC_ADDI:
- gen_addi_CC(cpu_gpr_d[r2], cpu_gpr_d[r1], const16);
+ gen_addi_d(cpu_gpr_d[r2], cpu_gpr_d[r1], const16);
break;
case OPC1_32_RLC_ADDIH:
- gen_addi_CC(cpu_gpr_d[r2], cpu_gpr_d[r1], const16 << 16);
+ gen_addi_d(cpu_gpr_d[r2], cpu_gpr_d[r1], const16 << 16);
break;
case OPC1_32_RLC_ADDIH_A:
tcg_gen_addi_tl(cpu_gpr_a[r2], cpu_gpr_a[r1], const16 << 16);
--
2.3.0
- [Qemu-devel] [PATCH v2 0/6] TriCore: Add RRR1 and RRR2 instructions, Bastian Koppelmann, 2015/02/11
- [Qemu-devel] [PATCH v2 2/6] target-tricore: fix msub32_suov return wrong results, Bastian Koppelmann, 2015/02/11
- [Qemu-devel] [PATCH v2 3/6] target-tricore: Add instructions of RRR2 opcode format, Bastian Koppelmann, 2015/02/11
- [Qemu-devel] [PATCH v2 5/6] target-tricore: Add instructions of RRR1 opcode format, which have 0x43 as first opcode, Bastian Koppelmann, 2015/02/11
- [Qemu-devel] [PATCH v2 4/6] target-tricore: Add instructions of RRR1 opcode format, which have 0x83 as first opcode, Bastian Koppelmann, 2015/02/11
- [Qemu-devel] [PATCH v2 6/6] target-tricore: Add instructions of RRR1 opcode format, which have 0xc3 as first opcode, Bastian Koppelmann, 2015/02/11
- [Qemu-devel] [PATCH v2 1/6] target-tricore: Fix RLC_ADDI, RLC_ADDIH using wrong microcode helper,
Bastian Koppelmann <=
- Re: [Qemu-devel] [PATCH v2 0/6] TriCore: Add RRR1 and RRR2 instructions, Bastian Koppelmann, 2015/02/17
- Re: [Qemu-devel] [PATCH v2 0/6] TriCore: Add RRR1 and RRR2 instructions, Richard Henderson, 2015/02/17