[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v2 06/23] target-arm: add arm_is_secure() function
From: |
Fabian Aggeler |
Subject: |
[Qemu-devel] [PATCH v2 06/23] target-arm: add arm_is_secure() function |
Date: |
Tue, 13 May 2014 18:15:51 +0200 |
arm_is_secure() function allows to determine CPU security state
if the CPU implements Security Extensions.
Signed-off-by: Sergey Fedorov <address@hidden>
Signed-off-by: Fabian Aggeler <address@hidden>
---
target-arm/cpu.h | 15 +++++++++++++++
1 file changed, 15 insertions(+)
diff --git a/target-arm/cpu.h b/target-arm/cpu.h
index a56d3d6..6ea0432 100644
--- a/target-arm/cpu.h
+++ b/target-arm/cpu.h
@@ -640,6 +640,21 @@ static inline int arm_feature(CPUARMState *env, int
feature)
return (env->features & (1ULL << feature)) != 0;
}
+/* Return true if the processor is in secure state */
+static inline bool arm_is_secure(CPUARMState *env)
+{
+#if !defined(CONFIG_USER_ONLY)
+ if (arm_feature(env, ARM_FEATURE_SECURITY_EXTENSIONS)) {
+ return ((env->uncached_cpsr & CPSR_M) == ARM_CPU_MODE_MON) ||
+ !(env->cp15.c1_scr & 1);
+ } else {
+ return false;
+ }
+#else
+ return false;
+#endif
+}
+
/* Return true if the specified exception level is running in AArch64 state. */
static inline bool arm_el_is_aa64(CPUARMState *env, int el)
{
--
1.8.3.2
- Re: [Qemu-devel] [PATCH v2 13/23] target-arm: Split TLB for secure state and EL3 in Aarch64, (continued)
- [Qemu-devel] [PATCH v2 21/23] target-arm: implement SMC instruction, Fabian Aggeler, 2014/05/13
- [Qemu-devel] [PATCH v2 15/23] target-arm: Restrict EL3 to Aarch32 state, Fabian Aggeler, 2014/05/13
- [Qemu-devel] [PATCH v2 23/23] target-arm: Respect SCR.FW, SCR.AW and SCTLR.NMFI, Fabian Aggeler, 2014/05/13
- [Qemu-devel] [PATCH v2 16/23] target-arm: Use arm_current_sctlr to access SCTLR, Fabian Aggeler, 2014/05/13
- [Qemu-devel] [PATCH v2 19/23] target-arm: maintain common bits of banked CP registers, Fabian Aggeler, 2014/05/13
- [Qemu-devel] [PATCH v2 18/23] target-arm: Convert banked coprocessor registers, Fabian Aggeler, 2014/05/13
- [Qemu-devel] [PATCH v2 06/23] target-arm: add arm_is_secure() function,
Fabian Aggeler <=
- Re: [Qemu-devel] [PATCH v2 06/23] target-arm: add arm_is_secure() function, Sergey Fedorov, 2014/05/14
- Re: [Qemu-devel] [PATCH v2 06/23] target-arm: add arm_is_secure() function, Greg Bellows, 2014/05/14
- Re: [Qemu-devel] [PATCH v2 06/23] target-arm: add arm_is_secure() function, Fedorov Sergey, 2014/05/14
- Re: [Qemu-devel] [PATCH v2 06/23] target-arm: add arm_is_secure() function, Greg Bellows, 2014/05/14
- Re: [Qemu-devel] [PATCH v2 06/23] target-arm: add arm_is_secure() function, Peter Maydell, 2014/05/14
- Re: [Qemu-devel] [PATCH v2 06/23] target-arm: add arm_is_secure() function, Greg Bellows, 2014/05/14
- Re: [Qemu-devel] [PATCH v2 06/23] target-arm: add arm_is_secure() function, Aggeler Fabian, 2014/05/15
[Qemu-devel] [PATCH v2 17/23] target-arm: Use raw_write/raw_read whenever possible, Fabian Aggeler, 2014/05/13
Re: [Qemu-devel] [PATCH v2 00/23] target-arm: add Security Extensions for CPUs, Sergey Fedorov, 2014/05/15