[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PATCH v2 0/5] Xilinx Intc Fixes

From: peter . crosthwaite
Subject: [Qemu-devel] [PATCH v2 0/5] Xilinx Intc Fixes
Date: Tue, 11 Jun 2013 10:56:55 +1000

From: Peter Crosthwaite <address@hidden>

Various fixups to the Xilinx Interrupt controller following a review
against TRM and RTL descriptions.

Tested as working for microblaze and microblazeel Linux.

change from v1:
Fixed S3ADSP UART interrupt - done first for bisectability
(Now tested as working on s3asdsp design)

Peter Crosthwaite (5):
  microblaze/petalogix_s3adsp1800_mmu: Fix UART IRQ
  intc/xilinx_intc: Don't clear level sens. IRQs without ACK
  intc/xilinx_intc: Handle level interrupt retriggering
  intc/xilinx_intc: Inhibit write to ISR when HIE
  intc/xilinx_intc: Dont lower IRQ when HIE cleared

 hw/intc/xilinx_intc.c                    | 28 ++++++++++++++++++----------
 hw/microblaze/petalogix_s3adsp1800_mmu.c |  2 +-
 2 files changed, 19 insertions(+), 11 deletions(-)


reply via email to

[Prev in Thread] Current Thread [Next in Thread]