[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 2/5] target-i386: enable PCLMULQDQ on Westmere CPU
From: |
Aurelien Jarno |
Subject: |
[Qemu-devel] [PATCH 2/5] target-i386: enable PCLMULQDQ on Westmere CPU |
Date: |
Sat, 30 Mar 2013 03:16:31 +0100 |
The PCLMULQDQ instruction has been introduced on the Westmere CPU.
Reviewed-by: Richard Henderson <address@hidden>
Signed-off-by: Aurelien Jarno <address@hidden>
---
target-i386/cpu.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/target-i386/cpu.c b/target-i386/cpu.c
index 41382c5..5941d40 100644
--- a/target-i386/cpu.c
+++ b/target-i386/cpu.c
@@ -687,7 +687,7 @@ static x86_def_t builtin_x86_defs[] = {
CPUID_DE | CPUID_FP87,
.ext_features = CPUID_EXT_AES | CPUID_EXT_POPCNT | CPUID_EXT_SSE42 |
CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
- CPUID_EXT_SSE3,
+ CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3,
.ext2_features = CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
.ext3_features = CPUID_EXT3_LAHF_LM,
.xlevel = 0x8000000A,
--
1.7.10.4
- [Qemu-devel] [PATCH 0/5] target-i386: add PCLMULQDQ and AES-NI instructions, Aurelien Jarno, 2013/03/29
- [Qemu-devel] [PATCH 1/5] target-i386: add pclmulqdq instruction, Aurelien Jarno, 2013/03/29
- [Qemu-devel] [PATCH 2/5] target-i386: enable PCLMULQDQ on Westmere CPU,
Aurelien Jarno <=
- [Qemu-devel] [PATCH 3/5] aes: move aes.h from include/block to include/qemu, Aurelien Jarno, 2013/03/29
- [Qemu-devel] [PATCH 5/5] target-i386: add AES-NI instructions, Aurelien Jarno, 2013/03/29
- [Qemu-devel] [PATCH 4/5] aes: make Td[0-5] and Te[0-5] tables non static, Aurelien Jarno, 2013/03/29
- Re: [Qemu-devel] [PATCH 0/5] target-i386: add PCLMULQDQ and AES-NI instructions, Edgar E. Iglesias, 2013/03/30
- Re: [Qemu-devel] [PATCH 0/5] target-i386: add PCLMULQDQ and AES-NI instructions, Richard Henderson, 2013/03/30