[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 0/7] QOM'ify UniCore32 CPU
From: |
Guan Xuetao |
Subject: |
Re: [Qemu-devel] [PATCH 0/7] QOM'ify UniCore32 CPU |
Date: |
Wed, 14 Mar 2012 15:32:59 +0800 |
On Wed, 2012-03-14 at 02:39 +0100, Andreas Färber wrote:
> Hello,
>
> Based on qom-cpu v4 and object_class_get_list() v2, this series converts
> the UniCore32 CPU to QOM. Code-wise, target-unicore32 is pretty close to
> target-arm and faces a similar issue of CPU-dependent init code, so let's
> tackle it next.
>
> Patch 1 adds a UniCore32 CPU guest core (TCG) section to MAINTAINERS,
> so that the target-unicore32 author gets notified of patches against his code.
>
> Patch 2, based on feedback from Guan Xuetao, changes the license of most
> target-unicore32 files from GPLv2 to GPLv2+. Anthony had contributed a
> qemu_malloc() -> g_malloc() substitution that he can't relicense at this time,
> so leave that as GPLv2 and declare my following patches explicitly as GPLv2+.
>
> Patch 2 embeds CPUUniCore32State into UniCore32CPU. My new cpu-qom.h header
> can be GPLv2+, but into cpu.c we're moving helper.c code so make it GPLv2 for
> now.
>
> Patches 4-7 move code out of the uc32_cpu_init() function and into classes.
>
> Regards,
> Andreas
Thanks for your help, and I'm sorry for my procrastination.
I pulled the latest qemu code, but these patches seems to rely on the
former qom-cpu v4 series.
Could you tell me where I can pull the testable branch/tree?
BTW: are there some robots to test qemu automatically? Then, I can put
binary files (from simple helloworld to complicated spec benchmark) into
it, perhaps write a script for running, and receive the result daily or
weekly.
Thanks and Regards
Guan Xuetao
> Cc: Guan Xue-tao <address@hidden>
> Cc: Anthony Liguori <address@hidden>
>
> Changes from former repo.or.cz qom-cpu[-wip] branch:
> * Drop duplicate .instance_init.
>
> Andreas Färber (7):
> MAINTAINERS: Add entry for UniCore32
> target-unicore32: Relicense to GPLv2+
> target-unicore32: QOM'ify CPU
> target-unicore32: Store cp0 c0_cachetype in UniCore32CPUClass
> target-unicore32: Store cp0 c1_sys in UniCore32CPUClass
> target-unicore32: Store feature flags in UniCore32CPUClass
> target-unicore32: Store ucf64 fpscr in UniCore32CPUClass
>
> MAINTAINERS | 5 ++
> Makefile.target | 1 +
> target-unicore32/cpu-qom.h | 81 ++++++++++++++++++++++++++++++
> target-unicore32/cpu.c | 112
> ++++++++++++++++++++++++++++++++++++++++++
> target-unicore32/cpu.h | 10 +---
> target-unicore32/helper.c | 62 ++---------------------
> target-unicore32/helper.h | 5 +-
> target-unicore32/op_helper.c | 5 +-
> target-unicore32/translate.c | 5 +-
> 9 files changed, 213 insertions(+), 73 deletions(-)
> create mode 100644 target-unicore32/cpu-qom.h
> create mode 100644 target-unicore32/cpu.c
>
- Re: [Qemu-devel] [PATCH 2/7] target-unicore32: Relicense to GPLv2+, (continued)
[Qemu-devel] [PATCH 5/7] target-unicore32: Store cp0 c1_sys in UniCore32CPUClass, Andreas Färber, 2012/03/13
[Qemu-devel] [PATCH 7/7] target-unicore32: Store ucf64 fpscr in UniCore32CPUClass, Andreas Färber, 2012/03/13
[Qemu-devel] [PATCH 6/7] target-unicore32: Store feature flags in UniCore32CPUClass, Andreas Färber, 2012/03/13
Re: [Qemu-devel] [PATCH 0/7] QOM'ify UniCore32 CPU,
Guan Xuetao <=
Re: [Qemu-devel] [PATCH 0/7] QOM'ify UniCore32 CPU, Blue Swirl, 2012/03/14
[Qemu-devel] [PATCH 00/12] QOM'ify SuperH CPU and SH7750 SoC, Andreas Färber, 2012/03/14
- [Qemu-devel] [PATCH 02/12] target-sh4: Do not reset features on reset, Andreas Färber, 2012/03/14
- [Qemu-devel] [PATCH 10/12] target-sh4: Make update_itlb_use() take SuperHCPU, Andreas Färber, 2012/03/14
- [Qemu-devel] [PATCH 09/12] target-sh4: Make copy_utlb_entry_itlb() take SuperHCPU, Andreas Färber, 2012/03/14
- [Qemu-devel] [PATCH 11/12] target-sh4: Make itlb_replacement() use SuperHCPU, Andreas Färber, 2012/03/14
- [Qemu-devel] [PATCH 04/12] target-sh4: Make cpu_sh4_invalidate_tlb() take SuperHCPU, Andreas Färber, 2012/03/14
- [Qemu-devel] [PATCH 08/12] target-sh4: Make get_{physical, mmu}_address() take SuperHCPU, Andreas Färber, 2012/03/14