[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [Bug 899140] Re: Problem with Linux Kernel Traffic Cont
From: |
Stefan Hajnoczi |
Subject: |
Re: [Qemu-devel] [Bug 899140] Re: Problem with Linux Kernel Traffic Control |
Date: |
Thu, 15 Dec 2011 16:09:56 +0000 |
On Thu, Dec 15, 2011 at 3:03 PM, Vincent Autefage
<address@hidden> wrote:
> Ok,
>
> So the e1000.c and the e1000_hw.h have absolutely no difference between
> the original and the ubuntu version...
> The only differences witch refers to the *Intel e1000* in the wall
> sources is this one :
>
>
> diff -ru qemu//hw/pc_piix.c qemu-kvm-0.14.0+noroms//hw/pc_piix.c
> --- qemu//hw/pc_piix.c 2011-12-15 15:37:28.539290000 +0100
> +++ qemu-kvm-0.14.0+noroms//hw/pc_piix.c 2011-02-22
> 14:34:38.000000000 +0100
>
> @@ -123,7 +141,7 @@
> if (!pci_enabled || (nd->model && strcmp(nd->model,
> "ne2k_isa") == 0))
> pc_init_ne2k_isa(nd);
> else
> - pci_nic_init_nofail(nd, "e1000", NULL);
> + pci_nic_init_nofail(nd, "rtl8139", NULL);
> }
>
> if (drive_get_max_bus(IF_IDE) >= MAX_IDE_BUS) {
That looks like it is only changing the default NIC from e1000 to rtl8139.
Stefan
- [Qemu-devel] [PATCH v2 0/9] various ARM fixes, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 4/9] arm: add dummy gic security registers, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 2/9] arm: Set frequencies for arm_timer, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH 5/9] ahci: convert ahci_reset to use AHCIState, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 1/9] arm: add missing scu registers, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH 9/9] arm: increase a9mp interrupts to 160, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 3/9] arm: add dummy v7 cp15 config_base_register, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 8/9] Add xgmac ethernet model, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH 6/9] ahci: add support for non-PCI based controllers, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 7/9] add L2x0/PL310 cache controller device, Mark Langsdorf, 2011/12/22