qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] Re: [PATCH 15/15] Implement the bus structure for PAPR


From: Anthony Liguori
Subject: Re: [Qemu-devel] Re: [PATCH 15/15] Implement the bus structure for PAPR virtual IO
Date: Sun, 13 Feb 2011 10:46:59 -0600
User-agent: Mozilla/5.0 (X11; U; Linux x86_64; en-US; rv:1.9.1.15) Gecko/20101027 Lightning/1.0b1 Thunderbird/3.0.10

On 02/13/2011 09:56 AM, Alexander Graf wrote:

This interface could also be used to implement hypercall based interfaces on 
s390 and x86.

The arguments will have to be extracted from the CPU state but I don't think 
we'll really ever have common hypercall implementations anyway so that's not a 
huge problem.
Is there enough common ground between the hypercall interfaces that this makes 
sense?

Between the dispatch, registration, and tracing, yes.

  It sounds nice on paper, but in the end the "hypercall not implemented" 
return codes differ, the argument interpretation differs and even the amount of return 
values differ.

Yes, that's why we pass CPUState. But keep in mind, CPUState needs to be sync'd before and after the invocation.

So at the end of the day, all this interface could do is call a machine helper 
function to evaluate the hypercall id from its register state and dispatch to 
that, leaving the rest to the individual hypercall function implementation.

The implementations themselves also couldn't be reused. A PAPR hypercall simply 
doesn't work on x86. PIO and MMIO interfaces make sense to share - devices 
implemented using them could potentially be reused later by other platforms. 
For the hypercall devices, that doesn't work.

Yes, which is why I'm not advocating trying to unmarshal the calls or anything like that. But the dispatch, registration, tracing, and CPU sync'ing bits can all be reused.

Regards,

Anthony Liguori



reply via email to

[Prev in Thread] Current Thread [Next in Thread]