[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 2/8] Mips improvements
From: |
Thiemo Seufer |
Subject: |
[Qemu-devel] [PATCH 2/8] Mips improvements |
Date: |
Mon, 15 May 2006 02:19:01 +0100 |
User-agent: |
Mutt/1.5.11+cvs20060403 |
Hello All,
this patch enables disassembly of all instructions the mips
disassembler knows about.
Thiemo
Index: qemu-work/mips-dis.c
===================================================================
--- qemu-work.orig/mips-dis.c 2006-05-15 01:13:13.000000000 +0100
+++ qemu-work/mips-dis.c 2006-05-15 01:20:23.000000000 +0100
@@ -528,6 +528,7 @@
ISA/ASE bitmask to test against; and CPU is the CPU specific ISA to
test, or zero if no CPU specific ISA test is desired. */
+#if 0
#define OPCODE_IS_MEMBER(insn, isa, cpu) \
(((insn)->membership & isa) != 0 \
|| (cpu == CPU_R4650 && ((insn)->membership & INSN_4650) != 0) \
@@ -543,6 +544,10 @@
|| (cpu == CPU_VR5400 && ((insn)->membership & INSN_5400) != 0) \
|| (cpu == CPU_VR5500 && ((insn)->membership & INSN_5500) != 0) \
|| 0) /* Please keep this term for easier source merging. */
+#else
+#define OPCODE_IS_MEMBER(insn, isa, cpu) \
+ (1 != 0)
+#endif
/* This is a list of macro expanded instructions.
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-devel] [PATCH 2/8] Mips improvements,
Thiemo Seufer <=