qemu-block
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-block] [PATCH v5 03/11] escc: introduce a selector for the reg


From: Hervé Poussineau
Subject: Re: [Qemu-block] [PATCH v5 03/11] escc: introduce a selector for the register bit
Date: Tue, 30 Oct 2018 07:46:26 +0100
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.0

Le 29/10/2018 à 14:39, Mark Cave-Ayland a écrit :
From: Laurent Vivier <address@hidden>

On Sparc and PowerMac, the bit 0 of the address
selects the register type (control or data) and
bit 1 selects the channel (B or A).

On m68k Macintosh, the bit 0 selects the channel and
bit 1 the register type.

This patch introduces a new parameter (bit_swap) to
the device interface to indicate bits usage must
be swapped between registers and channels.

For the moment all the machines use the bit 0,
but this change will be needed to emulate Quadra 800.

Signed-off-by: Laurent Vivier <address@hidden>
---
  hw/char/escc.c         | 30 ++++++++++++++++++++++++------
  include/hw/char/escc.h |  1 +
  2 files changed, 25 insertions(+), 6 deletions(-)

Reviewed-by: Hervé Poussineau <address@hidden>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]