[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-arm] [RFC v2 PATCH 11/13] target-arm: Generate fences in ARMv7 fro
From: |
Pranith Kumar |
Subject: |
[Qemu-arm] [RFC v2 PATCH 11/13] target-arm: Generate fences in ARMv7 frontend |
Date: |
Tue, 31 May 2016 14:39:26 -0400 |
Signed-off-by: Pranith Kumar <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
---
target-arm/translate.c | 7 +++++--
1 file changed, 5 insertions(+), 2 deletions(-)
diff --git a/target-arm/translate.c b/target-arm/translate.c
index c946c0e..e1b16c0 100644
--- a/target-arm/translate.c
+++ b/target-arm/translate.c
@@ -7980,9 +7980,11 @@ static void disas_arm_insn(DisasContext *s, unsigned int
insn)
gen_clrex(s);
return;
case 4: /* dsb */
+ ARCH(7);
+ return;
case 5: /* dmb */
ARCH(7);
- /* We don't emulate caches so these are a no-op. */
+ tcg_gen_mb(TCG_MB_FULL);
return;
case 6: /* isb */
/* We need to break the TB after this insn to execute
@@ -10330,8 +10332,9 @@ static int disas_thumb2_insn(CPUARMState *env,
DisasContext *s, uint16_t insn_hw
gen_clrex(s);
break;
case 4: /* dsb */
+ break;
case 5: /* dmb */
- /* These execute as NOPs. */
+ tcg_gen_mb(TCG_MB_FULL);
break;
case 6: /* isb */
/* We need to break the TB after this insn
--
2.8.3
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-arm] [RFC v2 PATCH 11/13] target-arm: Generate fences in ARMv7 frontend,
Pranith Kumar <=