[Guile-commits] branch main updated: module/system/base/target.scm: support riscv32

[Daniel Llorens]

This is an automated email from the git hooks/post-receive script.

lloda pushed a commit to branch main
in repository guile.

The following commit(s) were added to refs/heads/main by this push:
     new ffb33fd  module/system/base/target.scm: support riscv32
ffb33fd is described below

commit ffb33fd66bba30f6a3e554be644fcaf269d39f05
Author: Fabrice Fontaine <fontaine.fabrice@gmail.com>
AuthorDate: Sun Aug 8 10:13:53 2021 +0200

    module/system/base/target.scm: support riscv32
    
    Fix the following build failure on riscv32:
    
    system/base/target.scm:132:16: In procedure triplet-pointer-size:
    unknown CPU word size "riscv32"
    
    Fixes:
     - 
http://autobuild.buildroot.org/results/6705630c1484239ec8b73d57ebc2e2570fbfc8f8
    
    Signed-off-by: Fabrice Fontaine <fontaine.fabrice@gmail.com>
---
 module/system/base/target.scm | 1 +
 1 file changed, 1 insertion(+)

diff --git a/module/system/base/target.scm b/module/system/base/target.scm
index 8bdcd66..74af64b 100644
--- a/module/system/base/target.scm
+++ b/module/system/base/target.scm
@@ -116,6 +116,7 @@
 
           ((string-match "^x86_64-.*-gnux32" triplet) 4)  ; x32
 
+          ((string-match "32$" cpu) 4)
           ((string-match "64$" cpu) 8)
           ((string-match "64_?[lbe][lbe]$" cpu) 8)
           ((member cpu '("sparc" "powerpc" "mips" "mipsel" "nios2" "m68k" 
"sh3" "sh4" "arc")) 4)