has someone of you ever used SynplifyDSP tool (Synplicity) or System Generator (Xilinx)? If yes, do you have some FPGA signal processing example upon USRP boards? How can the generated code (with previous tools) interact with the VHDL code already being in the USRP normal working?