Re: [avr-gcc-list] interrupts and signals (again)

[Jamie Morken]

Hi,

I just checked that an INTERRUPT can be interrupted by any other interrupt or 
signal, no matter its priority.. so this must mean that the INTERRUPTS mask bit 
is being cleared when the ISR is entered.  I think it would be a good idea to 
be able to clear the interrupts mask bit when the ISR completes as well.. that 
way maybe only ISR's with higher priority would be able to interrupt it.  Or 
maybe I am on the wrong track here.. 

cheers,
Jamie


----- Original Message -----
From: Jamie Morken <address@hidden>
Date: Friday, March 25, 2005 11:02 pm
Subject: [avr-gcc-list] interrupts and signals (again)

> Hi,
> 
> If I declare "SIG_SPI" as in INTERRUPT, will it only be 
> interrupted by higher priority interrupts, ie. "SIG_OVERFLOW1"?
> 
> I would like one of my interrupts to be able to interrupt all of 
> the other ones, and also have it as the only one that can 
> interrupt other interrupts.  I doubt this is possible but thought 
> I would ask! :)
> 
> Also is there a way to change the order of priority for the 
> interrupts?
> cheers,
> Jamie
> 
> 
> 
> 
> _______________________________________________
> AVR-GCC-list mailing list
> address@hidden
> http://lists.nongnu.org/mailman/listinfo/avr-gcc-list
>