[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [RFC v2 2/3] intel_iommu: add 256 bits qi_desc support
From: |
Peter Xu |
Subject: |
Re: [Qemu-devel] [RFC v2 2/3] intel_iommu: add 256 bits qi_desc support |
Date: |
Fri, 1 Mar 2019 14:59:00 +0800 |
User-agent: |
Mutt/1.10.1 (2018-07-13) |
On Thu, Feb 28, 2019 at 09:47:56PM +0800, Yi Sun wrote:
> From: "Liu, Yi L" <address@hidden>
>
> Per Intel(R) VT-d 3.0, the qi_desc is 256 bits in Scalable
> Mode. This patch adds emulation of 256bits qi_desc.
>
> Signed-off-by: Liu, Yi L <address@hidden>
> [Yi Sun is co-developer to rebase and refine the patch.]
> Signed-off-by: Yi Sun <address@hidden>
[...]
> @@ -2501,7 +2507,12 @@ static void vtd_handle_iqt_write(IntelIOMMUState *s)
> {
> uint64_t val = vtd_get_quad_raw(s, DMAR_IQT_REG);
>
> - s->iq_tail = VTD_IQT_QT(val);
> + if (s->iq_dw && val & VTD_IQT_QT_256_RSV_BIT) {
Nit: Let's do (val & VTD_IQT_QT_256_RSV_BIT) to be clear. With that:
Reviewed-by: Peter Xu <address@hidden>
Regards,
--
Peter Xu
- Re: [Qemu-devel] [RFC v2 2/3] intel_iommu: add 256 bits qi_desc support,
Peter Xu <=