qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH for-3.2 v7 5/6] hw/riscv/sifive_u: Connect the X


From: Logan Gunthorpe
Subject: Re: [Qemu-devel] [PATCH for-3.2 v7 5/6] hw/riscv/sifive_u: Connect the Xilinx PCIe
Date: Wed, 21 Nov 2018 12:20:54 -0700
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.2.1


On 2018-11-21 12:18 p.m., Alistair Francis wrote:
>>>
>>> You should just be able to edit the source, grep for "microsemi".
>>
>> I don't see any "microsemi" in my riscv-pk source...
> 
> msemi maybe?
> 
> The compatible sting is: ms-pf,axi-pcie-host

None of the above.

Logan



reply via email to

[Prev in Thread] Current Thread [Next in Thread]