qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PATCH v5 15/76] target/mips: Fix two instances of shadow v


From: Aleksandar Markovic
Subject: [Qemu-devel] [PATCH v5 15/76] target/mips: Fix two instances of shadow variables
Date: Mon, 30 Jul 2018 18:11:48 +0200

From: Aleksandar Markovic <address@hidden>

Fix two instances of shadow variables. This cleans up entire file
translate.c from shadow variables.

Signed-off-by: Aleksandar Markovic <address@hidden>
Signed-off-by: Stefan Markovic <address@hidden>
---
 target/mips/translate.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/target/mips/translate.c b/target/mips/translate.c
index 384135a..ae9df4b 100644
--- a/target/mips/translate.c
+++ b/target/mips/translate.c
@@ -13279,7 +13279,7 @@ static void gen_pool16c_r6_insn(DisasContext *ctx)
             gen_arith_imm(ctx, OPC_ADDIU, 29, 29, imm << 2);
         } else {
             /* JRC16 */
-            int rs = extract32(ctx->opcode, 5, 5);
+            rs = extract32(ctx->opcode, 5, 5);
             gen_compute_branch(ctx, OPC_JR, 2, rs, 0, 0, 0);
         }
         break;
@@ -15281,7 +15281,7 @@ static void decode_micromips32_opc(CPUMIPSState *env, 
DisasContext *ctx)
         } else {
             /* ADDIUPC */
             int reg = mmreg(ZIMM(ctx->opcode, 23, 3));
-            int offset = SIMM(ctx->opcode, 0, 23) << 2;
+            offset = SIMM(ctx->opcode, 0, 23) << 2;
 
             gen_addiupc(ctx, reg, offset, 0, 0);
         }
-- 
2.7.4




reply via email to

[Prev in Thread] Current Thread [Next in Thread]