[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [RISU PATCH v4 01/22] risu_reginfo_aarch64: include signal.
From: |
Alex Bennée |
Subject: |
[Qemu-devel] [RISU PATCH v4 01/22] risu_reginfo_aarch64: include signal.h for FPSIMD_MAGIC |
Date: |
Fri, 22 Jun 2018 15:11:44 +0100 |
Building with the Bionic Beaver cross compilers fails which probably
means we were getting this as a side effect before. Include the
correct header to get at these bits.
Signed-off-by: Alex Bennée <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
---
risu_reginfo_aarch64.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/risu_reginfo_aarch64.c b/risu_reginfo_aarch64.c
index e3fadde..3bb4339 100644
--- a/risu_reginfo_aarch64.c
+++ b/risu_reginfo_aarch64.c
@@ -13,6 +13,7 @@
#include <stdio.h>
#include <ucontext.h>
#include <string.h>
+#include <signal.h> /* for FPSIMD_MAGIC */
#include "risu.h"
#include "risu_reginfo_aarch64.h"
--
2.17.1
- [Qemu-devel] [RISU PATCH v4 00/22] ARM SVE support for RISU, Alex Bennée, 2018/06/22
- [Qemu-devel] [RISU PATCH v4 02/22] comms: include header for writev, Alex Bennée, 2018/06/22
- [Qemu-devel] [RISU PATCH v4 01/22] risu_reginfo_aarch64: include signal.h for FPSIMD_MAGIC,
Alex Bennée <=
- [Qemu-devel] [RISU PATCH v4 03/22] build-all-arches: expand the range of docker images, Alex Bennée, 2018/06/22
- [Qemu-devel] [RISU PATCH v4 04/22] build-all-arches: do a distclean $(SRC) configured, Alex Bennée, 2018/06/22
- [Qemu-devel] [RISU PATCH v4 07/22] risugen: add --sve support, Alex Bennée, 2018/06/22
- [Qemu-devel] [RISU PATCH v4 05/22] risu: add zlib indication to help text, Alex Bennée, 2018/06/22
- [Qemu-devel] [RISU PATCH v4 06/22] Makefile: include risu_reginfo_$(ARCH) in HDRS, Alex Bennée, 2018/06/22
- [Qemu-devel] [RISU PATCH v4 08/22] risugen: Initialize sve predicates with random data, Alex Bennée, 2018/06/22
- [Qemu-devel] [RISU PATCH v4 09/22] risugen: use fewer insns for aarch64 immediate load, Alex Bennée, 2018/06/22
- [Qemu-devel] [RISU PATCH v4 10/22] risugen: add reg_plus_imm_pl and reg_plus_imm_vl address helpers, Alex Bennée, 2018/06/22