[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [OpenRISC] OpenRISC: SMP support for more than 2 cores
|
From: |
Richard Henderson |
|
Subject: |
Re: [Qemu-devel] [OpenRISC] OpenRISC: SMP support for more than 2 cores |
|
Date: |
Thu, 7 Jun 2018 08:56:42 -0700 |
|
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.8.0 |
On 06/07/2018 06:27 AM, Davidson Francis wrote:
> Dear all,
>
> Currently Qemu supports only 2 cores when SMP enabled for or1k architecure, so
> I would like to know if there is a quick way to increase the number of cores
> by
> changing a few lines of code or to accomplish this, will requires significant
> changes in the source code?
Probably not significant changes.
The limit of 2 seems to be the way the interrupts are wired up.
That can probably be extended relatively easily.
r~