[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 14/39] include/hw/or-irq.h: Add missing include guard
From: |
Peter Maydell |
Subject: |
[Qemu-devel] [PULL 14/39] include/hw/or-irq.h: Add missing include guard |
Date: |
Fri, 2 Mar 2018 11:06:15 +0000 |
The or-irq.h header file is missing the customary guard against
multiple inclusion, which means compilation fails if it gets
included twice. Fix the omission.
Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Philippe Mathieu-Daudé <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
Message-id: address@hidden
---
include/hw/or-irq.h | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/include/hw/or-irq.h b/include/hw/or-irq.h
index fd900fcf19..3f6fc1b58a 100644
--- a/include/hw/or-irq.h
+++ b/include/hw/or-irq.h
@@ -22,6 +22,9 @@
* THE SOFTWARE.
*/
+#ifndef HW_OR_IRQ_H
+#define HW_OR_IRQ_H
+
#include "hw/irq.h"
#include "hw/sysbus.h"
#include "qom/object.h"
@@ -41,3 +44,5 @@ struct OrIRQState {
bool levels[MAX_OR_LINES];
uint16_t num_lines;
};
+
+#endif
--
2.16.2
- [Qemu-devel] [PULL 08/39] target/arm: Define an IDAU interface, (continued)
- [Qemu-devel] [PULL 08/39] target/arm: Define an IDAU interface, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 12/39] target/arm: Add Cortex-M33, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 09/39] armv7m: Forward idau property to CPU object, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 11/39] armv7m: Forward init-svtor property to CPU object, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 15/39] qdev: Add new qdev_init_gpio_in_named_with_opaque(), Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 06/39] hw/arm/boot: Honour CPU's address space for image loads, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 13/39] hw/misc/unimp: Move struct to header file, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 10/39] target/arm: Define init-svtor property for the reset secure VTOR value, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 17/39] hw/misc/mps2-fpgaio: FPGA control block for MPS2 AN505, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 16/39] hw/core/split-irq: Device that splits IRQ lines, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 14/39] include/hw/or-irq.h: Add missing include guard,
Peter Maydell <=
- [Qemu-devel] [PULL 19/39] hw/misc/iotkit-secctl: Arm IoT Kit security controller initial skeleton, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 21/39] hw/misc/iotkit-secctl: Add remaining simple registers, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 20/39] hw/misc/iotkit-secctl: Add handling for PPCs, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 24/39] target/arm: Add ARM_FEATURE_V8_RDM, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 26/39] target/arm: Refactor disas_simd_indexed size checks, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 25/39] target/arm: Refactor disas_simd_indexed decode, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 18/39] hw/misc/tz-ppc: Model TrustZone peripheral protection controller, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 28/39] target/arm: Decode aa64 armv8.1 three same extra, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 22/39] hw/arm/iotkit: Model Arm IOT Kit, Peter Maydell, 2018/03/02
- [Qemu-devel] [PULL 34/39] target/arm: Decode aa64 armv8.3 fcadd, Peter Maydell, 2018/03/02