[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v4 0/4] target-arm: add SHA-3, SM3 and SHA512 in
From: |
Ard Biesheuvel |
Subject: |
Re: [Qemu-devel] [PATCH v4 0/4] target-arm: add SHA-3, SM3 and SHA512 instruction support |
Date: |
Mon, 22 Jan 2018 17:27:06 +0000 |
On 22 January 2018 at 17:11, Peter Maydell <address@hidden> wrote:
> On 19 January 2018 at 18:22, Ard Biesheuvel <address@hidden> wrote:
>> Changes since v3:
>> - don't bother with helpers for the SHA3 instructions: they are simple enough
>> to be emitted as TCG ops directly
>> - rebase onto Richard's pending SVE work
>
> I've made a few comments about structural nits but otherwise I think
> this looks good. I'm trying to scare up a test setup so I can write
> some risu tests for the instruction patterns...hopefully will be able
> to do that later this week.
>
That would be excellent - thanks.
- [Qemu-devel] [PATCH v4 4/4] target/arm: enable user-mode SHA-3, SM3 and SHA-512 instruction support, (continued)
- [Qemu-devel] [PATCH v4 4/4] target/arm: enable user-mode SHA-3, SM3 and SHA-512 instruction support, Ard Biesheuvel, 2018/01/19
- [Qemu-devel] [PATCH v4 3/4] target/arm: implement SM3 instructions, Ard Biesheuvel, 2018/01/19
- Re: [Qemu-devel] [PATCH v4 3/4] target/arm: implement SM3 instructions, Peter Maydell, 2018/01/22
- Re: [Qemu-devel] [PATCH v4 3/4] target/arm: implement SM3 instructions, Peter Maydell, 2018/01/22
- Re: [Qemu-devel] [PATCH v4 3/4] target/arm: implement SM3 instructions, Ard Biesheuvel, 2018/01/22
- Re: [Qemu-devel] [PATCH v4 3/4] target/arm: implement SM3 instructions, Ard Biesheuvel, 2018/01/22
- Re: [Qemu-devel] [PATCH v4 3/4] target/arm: implement SM3 instructions, Peter Maydell, 2018/01/22
- Re: [Qemu-devel] [PATCH v4 3/4] target/arm: implement SM3 instructions, Ard Biesheuvel, 2018/01/22
Re: [Qemu-devel] [PATCH v4 0/4] target-arm: add SHA-3, SM3 and SHA512 instruction support, Peter Maydell, 2018/01/22
- Re: [Qemu-devel] [PATCH v4 0/4] target-arm: add SHA-3, SM3 and SHA512 instruction support,
Ard Biesheuvel <=