[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [RISU PATCH 09/11] aarch64.risu: remove duplicate AdvSIMD S
From: |
Alex Bennée |
Subject: |
[Qemu-devel] [RISU PATCH 09/11] aarch64.risu: remove duplicate AdvSIMD Scalar 3 same block |
Date: |
Tue, 4 Jul 2017 15:48:57 +0100 |
A chunk of the AArch64 definitions repeat themselves. Clean that up.
Signed-off-by: Alex Bennée <address@hidden>
---
aarch64.risu | 25 +++----------------------
1 file changed, 3 insertions(+), 22 deletions(-)
diff --git a/aarch64.risu b/aarch64.risu
index bfca45f..609021a 100644
--- a/aarch64.risu
+++ b/aarch64.risu
@@ -2130,6 +2130,8 @@ SQDMULL_S3D A64_V 0 1 U 11110 size:2 1 rm:5 1101 00 rn:5
rd:5
# 31 30 29 28 27 26 25 24 23 22 21 20 16 15 11 10 9 5 4 0
# 0 1 U 1 1 1 1 0 size 1 [ Rm ] [ opcode ] 1 [ Rn ] [ Rd ]
#
address@hidden
+
SQADD A64_V 01 0 11110 size:2 1 rm:5 00001 1 rn:5 rd:5
SQSUB A64_V 01 0 11110 size:2 1 rm:5 00101 1 rn:5 rd:5
CMGT A64_V 01 0 11110 size:2 1 rm:5 00110 1 rn:5 rd:5
@@ -2167,28 +2169,7 @@ FCMGT A64_V 01 1 11110 1 size:1 1 rm:5 11100 1 rn:5
rd:5
FACGT A64_V 01 1 11110 1 size:1 1 rm:5 11101 1 rn:5 rd:5 \
!constraints { $size != 11; }
-CMTST A64_v 01 0 11110 size:2 1 rm:5 10001 1 rn:5 rd:5
-SQDMULH A64_v 01 0 11110 size:2 1 rm:5 10110 1 rn:5 rd:5
-FMULX A64_v 01 0 11110 0 size:1 1 rm:5 11011 1 rn:5 rd:5
-FCMEQ A64_v 01 0 11110 0 size:1 1 rm:5 11100 1 rn:5 rd:5
-FRECPS A64_v 01 0 11110 0 size:1 1 rm:5 11111 1 rn:5 rd:5
-FRSQRTS A64_v 01 0 11110 1 size:1 1 rm:5 11111 1 rn:5 rd:5
-UQADD A64_v 01 1 11110 size:2 1 rm:5 00001 1 rn:5 rd:5
-UQSUB A64_v 01 1 11110 size:2 1 rm:5 00101 1 rn:5 rd:5
-CMHI A64_v 01 1 11110 size:2 1 rm:5 00110 1 rn:5 rd:5
-CMHS A64_v 01 1 11110 size:2 1 rm:5 00111 1 rn:5 rd:5
-USHL A64_v 01 1 11110 size:2 1 rm:5 01000 1 rn:5 rd:5
-UQSHL A64_v 01 1 11110 size:2 1 rm:5 01001 1 rn:5 rd:5
-URSHL A64_v 01 1 11110 size:2 1 rm:5 01010 1 rn:5 rd:5
-UQRSHL A64_v 01 1 11110 size:2 1 rm:5 01011 1 rn:5 rd:5
-SUBv A64_v 01 1 11110 size:2 1 rm:5 10000 1 rn:5 rd:5
-CMEQ A64_v 01 1 11110 size:2 1 rm:5 10001 1 rn:5 rd:5
-SQRDMULH A64_v 01 1 11110 size:2 1 rm:5 10110 1 rn:5 rd:5
-FCMGE A64_v 01 1 11110 0 size:1 1 rm:5 11100 1 rn:5 rd:5
-FACGE A64_v 01 1 11110 0 size:1 1 rm:5 11101 1 rn:5 rd:5
-FABD A64_v 01 1 11110 1 size:1 1 rm:5 11010 1 rn:5 rd:5
-FCMGT A64_v 01 1 11110 1 size:1 1 rm:5 11100 1 rn:5 rd:5
-FACGT A64_v 01 1 11110 1 size:1 1 rm:5 11101 1 rn:5 rd:5
+@
# C3.6.12 AdvSIMD scalar 2reg misc
CMGTzero A64_V 01 0 11110 size:2 10000 01000 10 rn:5 rd:5
--
2.13.0
- [Qemu-devel] [RISU PATCH 00/11] Misc fixes, documentation and patterns, Alex Bennée, 2017/07/04
- [Qemu-devel] [RISU PATCH 04/11] README: document record/replay support, Alex Bennée, 2017/07/04
- [Qemu-devel] [RISU PATCH 03/11] README: document --static builds, Alex Bennée, 2017/07/04
- [Qemu-devel] [RISU PATCH 01/11] risu: make match status take tracing into account, Alex Bennée, 2017/07/04
- [Qemu-devel] [RISU PATCH 05/11] risu.el: derive from text-mode, Alex Bennée, 2017/07/04
- [Qemu-devel] [RISU PATCH 06/11] risugen: fix bad indent, Alex Bennée, 2017/07/04
- [Qemu-devel] [RISU PATCH 02/11] reginfo.c: always return 1 on OP_TESTEND, Alex Bennée, 2017/07/04
- [Qemu-devel] [RISU PATCH 07/11] risugen: support @GroupName in risu files, Alex Bennée, 2017/07/04
- [Qemu-devel] [RISU PATCH 08/11] aarch64.risu: document naming conventions, Alex Bennée, 2017/07/04
- [Qemu-devel] [RISU PATCH 09/11] aarch64.risu: remove duplicate AdvSIMD Scalar 3 same block,
Alex Bennée <=
- [Qemu-devel] [RISU PATCH 10/11] aarch64.risu: remove duplicate AdvSIMD scalar 2 reg misc block, Alex Bennée, 2017/07/04
- [Qemu-devel] [RISU PATCH 11/11] aarch64.risu: update AdvancedSIMD across lanes, Alex Bennée, 2017/07/04
- Re: [Qemu-devel] [RISU PATCH 00/11] Misc fixes, documentation and patterns, Peter Maydell, 2017/07/10