[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 10/14] target/sh4: optimize gen_write_sr using extra
From: |
Aurelien Jarno |
Subject: |
[Qemu-devel] [PATCH 10/14] target/sh4: optimize gen_write_sr using extract op |
Date: |
Tue, 2 May 2017 00:10:42 +0200 |
This doesn't change the generated code on x86, but optimizes it on most
RISC architectures and makes the code simpler to read.
Signed-off-by: Aurelien Jarno <address@hidden>
---
target/sh4/translate.c | 9 +++------
1 file changed, 3 insertions(+), 6 deletions(-)
diff --git a/target/sh4/translate.c b/target/sh4/translate.c
index 23636eeb4c..7de459c9a5 100644
--- a/target/sh4/translate.c
+++ b/target/sh4/translate.c
@@ -204,12 +204,9 @@ static void gen_write_sr(TCGv src)
{
tcg_gen_andi_i32(cpu_sr, src,
~((1u << SR_Q) | (1u << SR_M) | (1u << SR_T)));
- tcg_gen_shri_i32(cpu_sr_q, src, SR_Q);
- tcg_gen_andi_i32(cpu_sr_q, cpu_sr_q, 1);
- tcg_gen_shri_i32(cpu_sr_m, src, SR_M);
- tcg_gen_andi_i32(cpu_sr_m, cpu_sr_m, 1);
- tcg_gen_shri_i32(cpu_sr_t, src, SR_T);
- tcg_gen_andi_i32(cpu_sr_t, cpu_sr_t, 1);
+ tcg_gen_extract_i32(cpu_sr_q, src, SR_Q, 1);
+ tcg_gen_extract_i32(cpu_sr_m, src, SR_M, 1);
+ tcg_gen_extract_i32(cpu_sr_t, src, SR_T, 1);
}
static inline void gen_save_cpu_state(DisasContext *ctx, bool save_pc)
--
2.11.0
- [Qemu-devel] [PATCH 00/14] target/sh4: misc fixes, cleanup and optimizations, Aurelien Jarno, 2017/05/01
- [Qemu-devel] [PATCH 05/14] target/sh4: fix BS_STOP exit, Aurelien Jarno, 2017/05/01
- [Qemu-devel] [PATCH 06/14] target/sh4: fix BS_EXCP exit, Aurelien Jarno, 2017/05/01
- [Qemu-devel] [PATCH 10/14] target/sh4: optimize gen_write_sr using extract op,
Aurelien Jarno <=
- [Qemu-devel] [PATCH 09/14] target/sh4: optimize gen_store_fpr64, Aurelien Jarno, 2017/05/01
- [Qemu-devel] [PATCH 02/14] target/sh4: get rid of DELAY_SLOT_CLEARME, Aurelien Jarno, 2017/05/01
- [Qemu-devel] [PATCH 12/14] target/sh4: implement tas.b using atomic helper, Aurelien Jarno, 2017/05/01
- [Qemu-devel] [PATCH 13/14] target/sh4: movua.l is an SH4-A only instruction, Aurelien Jarno, 2017/05/01
- [Qemu-devel] [PATCH 01/14] target/sh4: split ctx->flags into ctx->tbflags and ctx->envflags, Aurelien Jarno, 2017/05/01
- [Qemu-devel] [PATCH 14/14] target/sh4: trap unaligned accesses, Aurelien Jarno, 2017/05/01