[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH V2 08/11] acpi: add ATSR for q35
From: |
Jason Wang |
Subject: |
[Qemu-devel] [PATCH V2 08/11] acpi: add ATSR for q35 |
Date: |
Thu, 3 Nov 2016 17:27:20 +0800 |
This patch provides ATSR which was a requirement for software that
wants to enable ATS on endpoint devices behind a Root Port. This is
done simply by setting ALL_PORTS which indicates all PCI-Express Root
Ports support ATS transactions.
Signed-off-by: Jason Wang <address@hidden>
---
hw/i386/acpi-build.c | 9 +++++++++
include/hw/acpi/acpi-defs.h | 12 ++++++++++++
2 files changed, 21 insertions(+)
diff --git a/hw/i386/acpi-build.c b/hw/i386/acpi-build.c
index 5cd1da9..2d10b0f 100644
--- a/hw/i386/acpi-build.c
+++ b/hw/i386/acpi-build.c
@@ -2568,6 +2568,7 @@ build_dmar_q35(GArray *table_data, BIOSLinker *linker)
AcpiTableDmar *dmar;
AcpiDmarHardwareUnit *drhd;
+ AcpiDmarRootPortATS *atsr;
uint8_t dmar_flags = 0;
X86IOMMUState *iommu = x86_iommu_get_default();
AcpiDmarDeviceScope *scope = NULL;
@@ -2600,6 +2601,14 @@ build_dmar_q35(GArray *table_data, BIOSLinker *linker)
scope->bus = Q35_PSEUDO_BUS_PLATFORM;
scope->path[0] = cpu_to_le16(Q35_PSEUDO_DEVFN_IOAPIC);
+ if (iommu->dt_supported) {
+ atsr = acpi_data_push(table_data, sizeof(*atsr));
+ atsr->type = cpu_to_le16(ACPI_DMAR_TYPE_ATSR);
+ atsr->length = cpu_to_le16(sizeof(*atsr));
+ atsr->flags = ACPI_DMAR_ATSR_ALL_PORTS;
+ atsr->pci_segment = cpu_to_le16(0);
+ }
+
build_header(linker, table_data, (void *)(table_data->data + dmar_start),
"DMAR", table_data->len - dmar_start, 1, NULL, NULL);
}
diff --git a/include/hw/acpi/acpi-defs.h b/include/hw/acpi/acpi-defs.h
index d1d1d61..420ea36 100644
--- a/include/hw/acpi/acpi-defs.h
+++ b/include/hw/acpi/acpi-defs.h
@@ -635,8 +635,20 @@ struct AcpiDmarHardwareUnit {
} QEMU_PACKED;
typedef struct AcpiDmarHardwareUnit AcpiDmarHardwareUnit;
+/* Type 2: Root Port ATS Capability Reporting Structure */
+struct AcpiDmarRootPortATS {
+ uint16_t type;
+ uint16_t length;
+ uint8_t flags;
+ uint8_t reserved;
+ uint16_t pci_segment;
+ AcpiDmarDeviceScope scope[0];
+} QEMU_PACKED;
+typedef struct AcpiDmarRootPortATS AcpiDmarRootPortATS;
+
/* Masks for Flags field above */
#define ACPI_DMAR_INCLUDE_PCI_ALL 1
+#define ACPI_DMAR_ATSR_ALL_PORTS 1
/*
* Input Output Remapping Table (IORT)
--
2.7.4
- Re: [Qemu-devel] [PATCH V2 05/11] exec: introduce address_space_get_iotlb_entry(), (continued)
- [Qemu-devel] [PATCH V2 06/11] intel_iommu: support device iotlb descriptor, Jason Wang, 2016/11/03
- [Qemu-devel] [PATCH V2 07/11] virtio-pci: address space translation service (ATS) support, Jason Wang, 2016/11/03
- Re: [Qemu-devel] [PATCH V2 07/11] virtio-pci: address space translation service (ATS) support, Michael S. Tsirkin, 2016/11/03
- Re: [Qemu-devel] [PATCH V2 07/11] virtio-pci: address space translation service (ATS) support, Jason Wang, 2016/11/04
- Re: [Qemu-devel] [PATCH V2 07/11] virtio-pci: address space translation service (ATS) support, Michael S. Tsirkin, 2016/11/10
- Re: [Qemu-devel] [PATCH V2 07/11] virtio-pci: address space translation service (ATS) support, Jason Wang, 2016/11/10
- Re: [Qemu-devel] [PATCH V2 07/11] virtio-pci: address space translation service (ATS) support, Michael S. Tsirkin, 2016/11/10
- Re: [Qemu-devel] [PATCH V2 07/11] virtio-pci: address space translation service (ATS) support, Jason Wang, 2016/11/10
[Qemu-devel] [PATCH V2 08/11] acpi: add ATSR for q35,
Jason Wang <=
[Qemu-devel] [PATCH V2 09/11] memory: handle alias for iommu notifier, Jason Wang, 2016/11/03
[Qemu-devel] [PATCH V2 10/11] memory: handle alias in memory_region_is_iommu(), Jason Wang, 2016/11/03
[Qemu-devel] [PATCH V2 11/11] vhost_net: device IOTLB support, Jason Wang, 2016/11/03
Re: [Qemu-devel] [PATCH V2 00/11] vhost device IOTLB support, no-reply, 2016/11/03