qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PULL 00/30] target-arm queue


From: Peter Maydell
Subject: [Qemu-devel] [PULL 00/30] target-arm queue
Date: Fri, 4 Mar 2016 11:41:23 +0000

Here's the target-arm queue: fairly large with a roundup of lots
of patches that hit the list at or just before the softfreeze
deadline. Most notable thing in here is Peter/Paolo's bigendian
and SETEND support patchset.

There are still some patchsets on list that I haven't got to
reviewing yet (eg last set of raspi patches, imx6) which I hope
to get to early next week and into a pullreq next week sometime.

thanks
-- PMM

The following changes since commit 2d3b7c0164e1b9287304bc70dd6ed071ba3e8dfc:

  Merge remote-tracking branch 'remotes/amit-virtio-rng/tags/rng-for-2.6-1' 
into staging (2016-03-03 13:13:36 +0000)

are available in the git repository at:


  git://git.linaro.org/people/pmaydell/qemu-arm.git 
tags/pull-target-arm-20160304

for you to fetch changes up to ba63cf47a93041137a94e86b7d0cd87fc896949b:

  target-arm: Only trap SRS from S-EL1 if specified mode is MON (2016-03-04 
11:30:22 +0000)

----------------------------------------------------------------
target-arm queue:
 * Correct handling of writes to CPSR from gdbstub in user mode
 * virt: lift maximum RAM limit to 255GB
 * sdhci: implement reset
 * virt: if booting in Secure mode, provide secure-only RAM, make first
   flash device secure-only, and assume the EL3 boot rom will handle PSCI
 * bcm2835: use explicit endianness accessors rather than ldl/stl_phys
 * support big-endian in system mode for ARM
 * implement SETEND instruction
 * arm_gic: implement the GICv2 GICC_DIR register
 * fix SRS bug: only trap from S-EL1 to EL3 if specified mode is Mon

----------------------------------------------------------------
Andrew Baumann (1):
      bcm2835_mbox/property: replace ldl_phys/stl_phys with endian-specific 
accesses

Paolo Bonzini (8):
      linux-user: arm: fix coding style for some linux-user signal functions
      linux-user: arm: pass env to get_user_code_*
      target-arm: implement SCTLR.B, drop bswap_code
      linux-user: arm: handle CPSR.E correctly in strex emulation
      target-arm: pass DisasContext to gen_aa32_ld*/st*
      target-arm: introduce disas flag for endianness
      target-arm: implement setend
      target-arm: implement BE32 mode in system emulation

Peter Crosthwaite (10):
      target-arm: cpu: Move cpu_is_big_endian to header
      arm: cpu: handle BE32 user-mode as BE
      linux-user: arm: set CPSR.E/SCTLR.E0E correctly for BE mode
      target-arm: implement SCTLR.EE
      target-arm: a64: Add endianness support
      target-arm: introduce tbflag for endianness
      loader: add API to load elf header
      loader: load_elf(): Add doc comment
      loader: Add data swap option to load-elf
      arm: boot: Support big-endian elfs

Peter Maydell (10):
      target-arm: Correct handling of writes to CPSR mode bits from gdb in 
usermode
      virt: Lift the maximum RAM limit from 30GB to 255GB
      sd.c: Handle NULL block backend in sd_get_inserted()
      sdhci: Implement DeviceClass reset
      hw/arm/virt: Provide a secure-only RAM if booting in Secure mode
      loader: Add load_image_mr() to load ROM image to a MemoryRegion
      hw/arm/virt: Load bios image to MemoryRegion, not physaddr
      hw/arm/virt: Make first flash device Secure-only if booting secure
      hw/arm/virt: Assume EL3 boot rom will handle PSCI if one is provided
      hw/intc/arm_gic.c: Implement GICv2 GICC_DIR

Ralf-Philipp Weinmann (1):
      target-arm: Only trap SRS from S-EL1 if specified mode is MON

 hw/alpha/dp264.c               |   4 +-
 hw/arm/armv7m.c                |   2 +-
 hw/arm/boot.c                  |  93 ++++++++-
 hw/arm/virt.c                  | 168 +++++++++++++----
 hw/core/loader.c               |  99 +++++++++-
 hw/cpu/a15mpcore.c             |   2 +-
 hw/cris/boot.c                 |   2 +-
 hw/i386/multiboot.c            |   3 +-
 hw/intc/arm_gic.c              |  45 ++++-
 hw/intc/arm_gic_common.c       |   2 +-
 hw/lm32/lm32_boards.c          |   4 +-
 hw/lm32/milkymist.c            |   2 +-
 hw/m68k/an5206.c               |   2 +-
 hw/m68k/dummy_m68k.c           |   2 +-
 hw/m68k/mcf5208.c              |   2 +-
 hw/microblaze/boot.c           |   4 +-
 hw/mips/mips_fulong2e.c        |   2 +-
 hw/mips/mips_malta.c           |   2 +-
 hw/mips/mips_mipssim.c         |   2 +-
 hw/mips/mips_r4k.c             |   2 +-
 hw/misc/bcm2835_mbox.c         |   6 +-
 hw/misc/bcm2835_property.c     |  38 ++--
 hw/moxie/moxiesim.c            |   3 +-
 hw/openrisc/openrisc_sim.c     |   3 +-
 hw/pci-host/prep.c             |   2 +-
 hw/ppc/e500.c                  |   2 +-
 hw/ppc/mac_newworld.c          |   5 +-
 hw/ppc/mac_oldworld.c          |   5 +-
 hw/ppc/ppc440_bamboo.c         |   3 +-
 hw/ppc/spapr.c                 |   6 +-
 hw/ppc/virtex_ml507.c          |   3 +-
 hw/s390x/ipl.c                 |   4 +-
 hw/sd/sd.c                     |   2 +-
 hw/sd/sdhci.c                  |  21 ++-
 hw/sparc/leon3.c               |   2 +-
 hw/sparc/sun4m.c               |   4 +-
 hw/sparc64/sun4u.c             |   4 +-
 hw/tricore/tricore_testboard.c |   2 +-
 hw/xtensa/sim.c                |   4 +-
 hw/xtensa/xtfpga.c             |   2 +-
 include/hw/arm/arm.h           |   9 +
 include/hw/arm/virt.h          |   1 +
 include/hw/elf_ops.h           |  22 ++-
 include/hw/loader.h            |  59 +++++-
 linux-user/main.c              |  77 ++++++--
 linux-user/signal.c            | 110 +++++------
 target-arm/arm_ldst.h          |   8 +-
 target-arm/cpu.c               |  21 +--
 target-arm/cpu.h               |  98 +++++++++-
 target-arm/helper.c            |  42 ++++-
 target-arm/helper.h            |   1 +
 target-arm/op_helper.c         |   5 +
 target-arm/translate-a64.c     |  56 +++---
 target-arm/translate.c         | 418 ++++++++++++++++++++++++-----------------
 target-arm/translate.h         |   3 +-
 55 files changed, 1064 insertions(+), 431 deletions(-)



reply via email to

[Prev in Thread] Current Thread [Next in Thread]